OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20030323-1.c] - Blame information for rev 247

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* PR c/10178.  The following code would ICE because we didn't check for
2
   overflow when computing the range of the switch-statment, and therefore
3
   decided it could be implemented using bit-tests.  */
4
 
5
int
6
banana(long citron)
7
{
8
  switch (citron) {
9
    case 0x80000000:
10
    case 0x40000:
11
    case 0x40001:
12
      return 1;
13
      break;
14
  }
15
  return 0;
16
}
17
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.