OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [20020116-1.c] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* This testcase ICEd on Alpha because ldq_u argument was not subject to
2
   small_symbolic_mem_operand splitting.  */
3
/* { dg-do compile } */
4
/* { dg-options "-O2" } */
5
/* { dg-options "-O2 -fpic -mexplicit-relocs -mcpu=ev4" { target alpha*-*-* } } */
6
 
7
static char a;
8
char *b;
9
 
10
void foo (void)
11
{
12
  register char *c;
13
 
14
  c = b;
15
  *c = a;
16
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.