OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [arm-g2.c] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* Verify that hardware multiply is preferred on XScale. */
2
/* { dg-do compile } */
3
/* { dg-options "-mcpu=xscale -O2" } */
4
/* { dg-require-effective-target arm32 } */
5
 
6
/* Brett Gaines' test case. */
7
unsigned BCPL(unsigned) __attribute__ ((naked));
8
unsigned BCPL(unsigned seed)
9
{
10
    /* Best code would be:
11
       ldr r1, =2147001325
12
       ldr r2, =715136305
13
       mla r0, r1, r0, r2
14
       mov pc, lr */
15
 
16
    return seed * 2147001325U + 715136305U;
17
}
18
 
19
/* { dg-final { scan-assembler "mla\[   ].*" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.