URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [tls/] [asm-1.c] - Blame information for rev 645

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-options "-Werror" } */
/* { dg-require-effective-target tls } */
__thread int i;
 
int foo ()
{
  asm volatile ("" :: "m" (&i));  /* { dg-error "directly addressable" } */
}

Line No.	Rev	Author	Line
1	149	jeremybenn	`/* { dg-options "-Werror" } */`
2			`/* { dg-require-effective-target tls } */`
3			`__thread int i;`
4
5			`int foo ()`
6			`{`
7			`asm volatile ("" :: "m" (&i)); /* { dg-error "directly addressable" } */`
8			`}`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [tls/] [asm-1.c] - Blame information for rev 645