OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [ia64/] [20010423-1.c] - Blame information for rev 154

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2" } */
3
 
4
int __sync_fetch_and_add_si (int *, int);
5
 
6
inline unsigned int
7
bar (volatile unsigned int *mem, unsigned int val)
8
{
9
  return __sync_fetch_and_add_si((int *)mem, (int)val);
10
}
11
 
12
volatile unsigned int x;
13
 
14
void foo (unsigned short *a)
15
{
16
  *a = bar (&x, 1) + 1;
17
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.