OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [ppc-and-1.c] - Blame information for rev 307

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */
2
/* { dg-options "-O2" } */
3
 
4
/* { dg-final { scan-assembler "rlwinm r?\[0-9\]+,r?\[0-9\]+,0,0,30"  } } */
5
/* { dg-final { scan-assembler "rlwinm r?\[0-9\]+,r?\[0-9\]+,0,29,30"  } } */
6
/* { dg-final { scan-assembler-not "rldicr" } } */
7
 
8
/* Origin:Pete Steinmetz <steinmtz@us.ibm.com> */
9
 
10
/* PR 16457 - use rlwinm insn.  */
11
 
12
char *foo1 (char *p, unsigned int x)
13
{
14
  return p - (x & ~1);
15
}
16
 
17
char *foo2 (char *p, unsigned int x)
18
{
19
  return p - (x & 6);
20
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.