OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [arm/] [arm-modes.def] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Definitions of target machine for GNU compiler, for ARM.
2
   Copyright (C) 2002, 2004, 2007 Free Software Foundation, Inc.
3
   Contributed by Pieter `Tiggr' Schoenmakers (rcpieter@win.tue.nl)
4
   and Martin Simmons (@harleqn.co.uk).
5
   More major hacks by Richard Earnshaw (rearnsha@arm.com)
6
   Minor hacks by Nick Clifton (nickc@cygnus.com)
7
 
8
   This file is part of GCC.
9
 
10
   GCC is free software; you can redistribute it and/or modify it
11
   under the terms of the GNU General Public License as published
12
   by the Free Software Foundation; either version 3, or (at your
13
   option) any later version.
14
 
15
   GCC is distributed in the hope that it will be useful, but WITHOUT
16
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
17
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
18
   License for more details.
19
 
20
   You should have received a copy of the GNU General Public License
21
   along with GCC; see the file COPYING3.  If not see
22
   .  */
23
 
24
/* Extended precision floating point.
25
   FIXME What format is this?  */
26
FLOAT_MODE (XF, 12, 0);
27
 
28
/* Half-precision floating point */
29
FLOAT_MODE (HF, 2, 0);
30
ADJUST_FLOAT_FORMAT (HF, ((arm_fp16_format == ARM_FP16_FORMAT_ALTERNATIVE)
31
                          ? &arm_half_format : &ieee_half_format));
32
 
33
/* CCFPEmode should be used with floating inequalities,
34
   CCFPmode should be used with floating equalities.
35
   CC_NOOVmode should be used with SImode integer equalities.
36
   CC_Zmode should be used if only the Z flag is set correctly
37
   CC_Nmode should be used if only the N (sign) flag is set correctly
38
   CCmode should be used otherwise.  */
39
 
40
CC_MODE (CC_NOOV);
41
CC_MODE (CC_Z);
42
CC_MODE (CC_SWP);
43
CC_MODE (CCFP);
44
CC_MODE (CCFPE);
45
CC_MODE (CC_DNE);
46
CC_MODE (CC_DEQ);
47
CC_MODE (CC_DLE);
48
CC_MODE (CC_DLT);
49
CC_MODE (CC_DGE);
50
CC_MODE (CC_DGT);
51
CC_MODE (CC_DLEU);
52
CC_MODE (CC_DLTU);
53
CC_MODE (CC_DGEU);
54
CC_MODE (CC_DGTU);
55
CC_MODE (CC_C);
56
CC_MODE (CC_N);
57
 
58
/* Vector modes.  */
59
VECTOR_MODES (INT, 4);        /*            V4QI V2HI */
60
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
61
VECTOR_MODES (INT, 16);       /* V16QI V8HI V4SI V2DI */
62
VECTOR_MODES (FLOAT, 8);      /*            V4HF V2SF */
63
VECTOR_MODES (FLOAT, 16);     /*       V8HF V4SF V2DF */
64
 
65
/* Opaque integer modes for 3, 4, 6 or 8 Neon double registers (2 is
66
   TImode).  */
67
INT_MODE (EI, 24);
68
INT_MODE (OI, 32);
69
INT_MODE (CI, 48);
70
INT_MODE (XI, 64);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.