OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [i386/] [lwpintrin.h] - Blame information for rev 311

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Copyright (C) 2007, 2008, 2009 Free Software Foundation, Inc.
2
 
3
   This file is part of GCC.
4
 
5
   GCC is free software; you can redistribute it and/or modify
6
   it under the terms of the GNU General Public License as published by
7
   the Free Software Foundation; either version 3, or (at your option)
8
   any later version.
9
 
10
   GCC is distributed in the hope that it will be useful,
11
   but WITHOUT ANY WARRANTY; without even the implied warranty of
12
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
   GNU General Public License for more details.
14
 
15
   Under Section 7 of GPL version 3, you are granted additional
16
   permissions described in the GCC Runtime Library Exception, version
17
   3.1, as published by the Free Software Foundation.
18
 
19
   You should have received a copy of the GNU General Public License and
20
   a copy of the GCC Runtime Library Exception along with this program;
21
   see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
22
   <http://www.gnu.org/licenses/>.  */
23
 
24
#ifndef _X86INTRIN_H_INCLUDED
25
# error "Never use <lwpintrin.h> directly; include <x86intrin.h> instead."
26
#endif
27
 
28
#ifndef _LWPINTRIN_H_INCLUDED
29
#define _LWPINTRIN_H_INCLUDED
30
 
31
#ifndef __LWP__
32
# error "LWP instruction set not enabled"
33
#else
34
 
35
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
36
__llwpcb (void *pcbAddress)
37
{
38
  __builtin_ia32_llwpcb (pcbAddress);
39
}
40
 
41
extern __inline void * __attribute__((__gnu_inline__, __always_inline__, __artificial__))
42
__slwpcb (void)
43
{
44
  return __builtin_ia32_slwpcb ();
45
}
46
 
47
#ifdef __OPTIMIZE__
48
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
49
__lwpval32 (unsigned int data2, unsigned int data1, unsigned int flags)
50
{
51
  __builtin_ia32_lwpval32 (data2, data1, flags);
52
}
53
 
54
#ifdef __x86_64__
55
extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__))
56
__lwpval64 (unsigned long long data2, unsigned int data1, unsigned int flags)
57
{
58
  __builtin_ia32_lwpval64 (data2, data1, flags);
59
}
60
#endif
61
#else
62
#define __lwpval32(D2, D1, F) \
63
  (__builtin_ia32_lwpval32 ((unsigned int) (D2), (unsigned int) (D1), \
64
                            (unsigned int) (F)))
65
#ifdef __x86_64__
66
#define __lwpval64(D2, D1, F) \
67
  (__builtin_ia32_lwpval64 ((unsigned long long) (D2), (unsigned int) (D1), \
68
                            (unsigned int) (F)))
69
#endif
70
#endif
71
 
72
 
73
#ifdef __OPTIMIZE__
74
extern __inline unsigned char __attribute__((__gnu_inline__, __always_inline__, __artificial__))
75
__lwpins32 (unsigned int data2, unsigned int data1, unsigned int flags)
76
{
77
  return __builtin_ia32_lwpins32 (data2, data1, flags);
78
}
79
 
80
#ifdef __x86_64__
81
extern __inline unsigned char __attribute__((__gnu_inline__, __always_inline__, __artificial__))
82
__lwpins64 (unsigned long long data2, unsigned int data1, unsigned int flags)
83
{
84
  return __builtin_ia32_lwpins64 (data2, data1, flags);
85
}
86
#endif
87
#else
88
#define __lwpins32(D2, D1, F) \
89
  (__builtin_ia32_lwpins32 ((unsigned int) (D2), (unsigned int) (D1), \
90
                            (unsigned int) (F)))
91
#ifdef __x86_64__
92
#define __lwpins64(D2, D1, F) \
93
  (__builtin_ia32_lwpins64 ((unsigned long long) (D2), (unsigned int) (D1), \
94
                            (unsigned int) (F)))
95
#endif
96
#endif
97
 
98
#endif /* __LWP__ */
99
 
100
#endif /* _LWPINTRIN_H_INCLUDED */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.