OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [mcore/] [mcore.opt] - Blame information for rev 433

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
; Options for the Motorola MCore port of the compiler.
2
 
3
; Copyright (C) 2005, 2007, 2009 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
m210
22
Target RejectNegative Report InverseMask(M340)
23
Generate code for the M*Core M210
24
 
25
m340
26
Target RejectNegative Report Mask(M340)
27
Generate code for the M*Core M340
28
 
29
m4byte-functions
30
Target Report Mask(OVERALIGN_FUNC)
31
Force functions to be aligned to a 4 byte boundary
32
 
33
mbig-endian
34
Target RejectNegative Report InverseMask(LITTLE_END)
35
Generate big-endian code
36
 
37
mcallgraph-data
38
Target Report Mask(CG_DATA)
39
Emit call graph information
40
 
41
mdiv
42
Target Report Mask(DIV)
43
Use the divide instruction
44
 
45
mhardlit
46
Target Report Mask(HARDLIT)
47
Inline constants if it can be done in 2 insns or less
48
 
49
mlittle-endian
50
Target RejectNegative Report Mask(LITTLE_END)
51
Generate little-endian code
52
 
53
; Not used by the compiler proper.
54
mno-lsim
55
Target RejectNegative
56
Assume that run-time support has been provided, so omit -lsim from the linker command line
57
 
58
mrelax-immediates
59
Target Report Mask(RELAX_IMM)
60
Use arbitrary sized immediates in bit operations
61
 
62
mslow-bytes
63
Target Report Mask(SLOW_BYTES)
64
Prefer word accesses over byte accesses
65
 
66
mstack-increment=
67
Target RejectNegative Joined UInteger Var(mcore_stack_increment) VarExists
68
Set the maximum amount for a single stack increment operation
69
 
70
mwide-bitfields
71
Target Report Mask(W_FIELD)
72
Always treat bitfields as int-sized

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.