OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [mips/] [vxworks.h] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Copyright (C) 1999, 2003, 2004, 2007, 2008 Free Software Foundation, Inc.
2
 
3
This file is part of GCC.
4
 
5
GCC is free software; you can redistribute it and/or modify
6
it under the terms of the GNU General Public License as published by
7
the Free Software Foundation; either version 3, or (at your option)
8
any later version.
9
 
10
GCC is distributed in the hope that it will be useful,
11
but WITHOUT ANY WARRANTY; without even the implied warranty of
12
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
GNU General Public License for more details.
14
 
15
You should have received a copy of the GNU General Public License
16
along with GCC; see the file COPYING3.  If not see
17
<http://www.gnu.org/licenses/>.  */
18
 
19
#undef  TARGET_VERSION
20
#define TARGET_VERSION fprintf (stderr, " (MIPS, VxWorks syntax)");
21
 
22
/* Combination of mips.h and svr4.h.  */
23
#undef  SWITCH_TAKES_ARG
24
#define SWITCH_TAKES_ARG(CHAR)          \
25
  (DEFAULT_SWITCH_TAKES_ARG (CHAR)      \
26
   || (CHAR) == 'G'                     \
27
   || (CHAR) == 'h'                     \
28
   || (CHAR) == 'x'                     \
29
   || (CHAR) == 'z')
30
 
31
#undef  ASM_SPEC
32
#define ASM_SPEC "\
33
%{!G:-G 0} %{G*} %(endian_spec) %{mips1} %{mips2} %{mips3} %{mips4} \
34
%{mips32} %{mips32r2} %{mips64} \
35
%{mips16:%{!mno-mips16:-mips16}} %{mno-mips16:-no-mips16} \
36
%(subtarget_asm_optimizing_spec) \
37
%(subtarget_asm_debugging_spec) \
38
%{mabi=*} %{!mabi*: %(asm_abi_default_spec)} \
39
%{mgp32} %{mgp64} %{march=*} %{mxgot:-xgot} \
40
%{mtune=*} %{v} \
41
%(subtarget_asm_spec)"
42
 
43
#undef LINK_SPEC
44
/* LINK_SPEC is clobbered in svr4.h. ugh!  */
45
#define LINK_SPEC "\
46
%(endian_spec) \
47
%{!G:-G 0} %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips64} \
48
%{bestGnum}" \
49
VXWORKS_LINK_SPEC
50
 
51
#undef  LIB_SPEC
52
#define LIB_SPEC VXWORKS_LIB_SPEC
53
#undef  STARTFILE_SPEC
54
#define STARTFILE_SPEC VXWORKS_STARTFILE_SPEC
55
#undef  ENDFILE_SPEC
56
#define ENDFILE_SPEC VXWORKS_ENDFILE_SPEC
57
 
58
#define TARGET_OS_CPP_BUILTINS()                        \
59
  do                                                    \
60
    {                                                   \
61
      if (TARGET_64BIT)                                 \
62
        builtin_define ("CPU=MIPS64");                  \
63
      else                                              \
64
        builtin_define ("CPU=MIPS32");                  \
65
      if (TARGET_BIG_ENDIAN)                            \
66
        builtin_define ("MIPSEB");                      \
67
      else                                              \
68
        builtin_define ("MIPSEL");                      \
69
      if (TARGET_SOFT_FLOAT)                            \
70
        builtin_define ("SOFT_FLOAT");                  \
71
      VXWORKS_OS_CPP_BUILTINS ();                       \
72
    }                                                   \
73
  while (0)
74
 
75
#undef SUBTARGET_CPP_SPEC
76
#define SUBTARGET_CPP_SPEC VXWORKS_ADDITIONAL_CPP_SPEC
77
 
78
/* No sdata.  */
79
#undef MIPS_DEFAULT_GVALUE
80
#define MIPS_DEFAULT_GVALUE 0
81
 
82
/* No _mcount profiling on VxWorks.  */
83
#undef FUNCTION_PROFILER
84
#define FUNCTION_PROFILER VXWORKS_FUNCTION_PROFILER
85
 
86
#undef SUBTARGET_ASM_SPEC
87
#define SUBTARGET_ASM_SPEC "%{mrtp:%{fPIC|fpic:-mvxworks-pic}}"
88
 
89
#undef SUBTARGET_OVERRIDE_OPTIONS
90
#define SUBTARGET_OVERRIDE_OPTIONS VXWORKS_OVERRIDE_OPTIONS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.