OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [mn10300/] [mn10300.opt] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
; Options for the Matsushita MN10300 port of the compiler.
2
 
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
mam33
22
Target
23
Target the AM33 processor
24
 
25
mam33-2
26
Target
27
Target the AM33/2.0 processor
28
 
29
mmult-bug
30
Target Report Mask(MULT_BUG)
31
Work around hardware multiply bug
32
 
33
; Ignored by the compiler
34
mrelax
35
Target RejectNegative
36
Enable linker relaxations
37
 
38
mreturn-pointer-on-d0
39
Target Report Mask(PTR_A0D0)
40
Return pointers in both a0 and d0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.