OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [or32/] [or32-protos.h] - Blame information for rev 282

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Definitions of target machine for GNU compiler, OR32 cpu. */
2
 
3
#ifndef GCC_OR32_PROTOS_H
4
#define GCC_OR32_PROTOS_H
5
 
6
/* The following are only needed when handling the machine definition. */
7
 
8
#ifdef RTX_CODE
9
extern void        or32_expand_prologue (void);
10
extern void        or32_expand_epilogue (int sibcall);
11
extern const char *or32_output_move_double (rtx *operands);
12
extern void        or32_expand_conditional_branch (rtx               *operands,
13
                                                   enum machine_mode  mode);
14
extern int         or32_emit_cmove (rtx  dest,
15
                                    rtx  op,
16
                                    rtx  true_cond,
17
                                    rtx  false_cond);
18
extern const char *or32_output_bf (rtx * operands);
19
extern const char *or32_output_cmov (rtx * operands);
20
extern void        or32_expand_sibcall (rtx  result ATTRIBUTE_UNUSED,
21
                                        rtx  addr,
22
                                        rtx  args_size);
23
extern void        or32_emit_set_const32 (rtx  op0,
24
                                          rtx  op1);
25
#endif
26
 
27
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.