OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [or32/] [or32.opt] - Blame information for rev 452

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
; Options for the OR32 port of the compiler
2 399 jeremybenn
; This file is part of GCC.
3
;
4
; Copyright (C) 2010 Embecosm Limited
5
;
6
; GCC is free software; you can redistribute it and/or modify it under
7
; the terms of the GNU General Public License as published by the Free
8
; Software Foundation; either version 3, or (at your option) any later
9
; version.
10
;
11
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
12
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
; for more details.
15
;
16
; You should have received a copy of the GNU General Public License
17
; along with GCC; see the file COPYING3.  If not see
18
; .
19 282 jeremybenn
 
20
mhard-float
21
Target RejectNegative Mask(HARD_FLOAT)
22
Use hardware floating point
23
 
24
msoft-float
25
Target RejectNegative InverseMask(HARD_FLOAT)
26
Do not use hardware floating point
27
 
28
mdouble-float
29
Target Report RejectNegative Mask(DOUBLE_FLOAT)
30
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
31
 
32
mhard-div
33
Target RejectNegative Mask(HARD_DIV)
34
Use hardware division
35
 
36
msoft-div
37
Target RejectNegative InverseMask(HARD_DIV)
38
Do not use hardware division
39
 
40
mhard-mul
41
Target RejectNegative Mask(HARD_MUL)
42
Use hardware multiplication
43
 
44
msoft-mul
45
Target RejectNegative InverseMask(HARD_MUL)
46
Do not use hardware multiplication
47
 
48
msext
49
Target Mask(MASK_SEXT)
50
Use sign-extending instructions
51
 
52
mcmov
53
Target Mask(MASK_CMOV)
54
Use conditional move instructions
55
 
56
mlogue
57 399 jeremybenn
Target Mask(SCHED_LOGUE)
58 282 jeremybenn
Schedule prologue/epilogue
59
 
60
mror
61
Target Mask(MASK_ROR)
62
Emit ROR instructions
63
 
64
mor32-newlib
65
Target RejectNegative
66
Link with the OR32 newlib library
67
 
68
mor32-newlib-uart
69
Target RejectNegative
70
Link with the OR32 newlib UART library
71 399 jeremybenn
 
72 452 jeremybenn
mnewlib
73
Target Report RejectNegative Var(or32_libc,or32_libc_newlib) Init(OR32_LIBC_DEFAULT)
74
Compile for the Linux/Gnu/newlib based toolchain
75
 
76
;; muclibc / mglibc are defined in linux.opt, so we can't easily re-define
77
;; how they are recorded.
78
;; We could remove linux.opt from extra_options, but that could backfire if
79
;; more options are added that we don't want to remove.  Hence we use
80
;; TARGET_HANDLE_OPTION.
81
muclibc
82
Target RejectNegative
83
Use uClibc
84
 
85
mglibc
86
Target RejectNegative
87
Use glibc (not supported)
88
 
89 399 jeremybenn
;; provide struct padding as in previous releases.
90
;; Note that this will only affect STRUCTURE_SIZE_BOUNDARY, in particular
91
;; make 2 byte structs 4-byte alignned and sized.
92
;; We still use ROUND_TYPE_ALIGN to increase alignment of larger structs.
93
mpadstruct
94
Target Report RejectNegative Mask(PADSTRUCT)
95
Make structs a multiple of 4 bytes (warning: ABI altered)
96 414 jeremybenn
 
97
mredzone=
98
Target RejectNegative Joined UInteger Var(or32_redzone) Init(128)
99
Set the size of the stack below sp that is assumed to be safe from interrupts.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.