OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [rs6000/] [aix51.h] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Definitions of target machine for GNU compiler,
2
   for IBM RS/6000 POWER running AIX V5.
3
   Copyright (C) 2001, 2003, 2004, 2005, 2007, 2008
4
   Free Software Foundation, Inc.
5
   Contributed by David Edelsohn (edelsohn@gnu.org).
6
 
7
   This file is part of GCC.
8
 
9
   GCC is free software; you can redistribute it and/or modify it
10
   under the terms of the GNU General Public License as published
11
   by the Free Software Foundation; either version 3, or (at your
12
   option) any later version.
13
 
14
   GCC is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with GCC; see the file COPYING3.  If not see
21
   <http://www.gnu.org/licenses/>.  */
22
 
23
/* Sometimes certain combinations of command options do not make sense
24
   on a particular target machine.  You can define a macro
25
   `OVERRIDE_OPTIONS' to take account of this.  This macro, if
26
   defined, is executed once just after all the command options have
27
   been parsed.
28
 
29
   The macro SUBTARGET_OVERRIDE_OPTIONS is provided for subtargets, to
30
   get control.  */
31
 
32
#define NON_POWERPC_MASKS (MASK_POWER | MASK_POWER2)
33
#define SUBTARGET_OVERRIDE_OPTIONS                                      \
34
do {                                                                    \
35
  if (TARGET_64BIT && (target_flags & NON_POWERPC_MASKS))               \
36
    {                                                                   \
37
      target_flags &= ~NON_POWERPC_MASKS;                               \
38
      warning (0, "-maix64 and POWER architecture are incompatible");    \
39
    }                                                                   \
40
  if (TARGET_64BIT && ! TARGET_POWERPC64)                               \
41
    {                                                                   \
42
      target_flags |= MASK_POWERPC64;                                   \
43
      warning (0, "-maix64 requires PowerPC64 architecture remain enabled"); \
44
    }                                                                   \
45
  if (TARGET_POWERPC64 && ! TARGET_64BIT)                               \
46
    {                                                                   \
47
      error ("-maix64 required: 64-bit computation with 32-bit addressing not yet supported"); \
48
    }                                                                   \
49
} while (0);
50
 
51
#undef ASM_SPEC
52
#define ASM_SPEC "-u %{maix64:-a64 %{!mcpu*:-mppc64}} %(asm_cpu)"
53
 
54
/* Common ASM definitions used by ASM_SPEC amongst the various targets
55
   for handling -mcpu=xxx switches.  */
56
#undef ASM_CPU_SPEC
57
#define ASM_CPU_SPEC \
58
"%{!mcpu*: %{!maix64: \
59
  %{mpower: %{!mpower2: -mpwr}} \
60
  %{mpower2: -mpwr2} \
61
  %{mpowerpc*: %{!mpowerpc64: -mppc}} \
62
  %{mpowerpc64: -mppc64} \
63
  %{!mpower*: %{!mpowerpc*: %(asm_default)}}}} \
64
%{mcpu=common: -mcom} \
65
%{mcpu=power: -mpwr} \
66
%{mcpu=power2: -mpwr2} \
67
%{mcpu=power3: -m620} \
68
%{mcpu=power4: -m620} \
69
%{mcpu=powerpc: -mppc} \
70
%{mcpu=rios: -mpwr} \
71
%{mcpu=rios1: -mpwr} \
72
%{mcpu=rios2: -mpwr2} \
73
%{mcpu=rsc: -mpwr} \
74
%{mcpu=rsc1: -mpwr} \
75
%{mcpu=rs64a: -mppc} \
76
%{mcpu=601: -m601} \
77
%{mcpu=602: -mppc} \
78
%{mcpu=603: -m603} \
79
%{mcpu=603e: -m603} \
80
%{mcpu=604: -m604} \
81
%{mcpu=604e: -m604} \
82
%{mcpu=620: -m620} \
83
%{mcpu=630: -m620} \
84
%{mcpu=970: -m620} \
85
%{mcpu=G5: -m620}"
86
 
87
#undef  ASM_DEFAULT_SPEC
88
#define ASM_DEFAULT_SPEC "-mcom"
89
 
90
#undef TARGET_OS_CPP_BUILTINS
91
#define TARGET_OS_CPP_BUILTINS()     \
92
  do                                 \
93
    {                                \
94
      builtin_define ("_AIX43");     \
95
      builtin_define ("_AIX51");     \
96
      TARGET_OS_AIX_CPP_BUILTINS (); \
97
    }                                \
98
  while (0)
99
 
100
#undef CPP_SPEC
101
#define CPP_SPEC "%{posix: -D_POSIX_SOURCE}     \
102
  %{ansi: -D_ANSI_C_SOURCE}                     \
103
  %{maix64: -D__64BIT__}                        \
104
  %{mpe: -I%R/usr/lpp/ppe.poe/include}          \
105
  %{pthread: -D_THREAD_SAFE}"
106
 
107
/* The GNU C++ standard library requires that these macros be
108
   defined.  */
109
#undef CPLUSPLUS_CPP_SPEC
110
#define CPLUSPLUS_CPP_SPEC                      \
111
  "-D_ALL_SOURCE                                \
112
   %{maix64: -D__64BIT__}                       \
113
   %{mpe: -I%R/usr/lpp/ppe.poe/include}         \
114
   %{pthread: -D_THREAD_SAFE}"
115
 
116
#undef TARGET_DEFAULT
117
#define TARGET_DEFAULT MASK_NEW_MNEMONICS
118
 
119
#undef PROCESSOR_DEFAULT
120
#define PROCESSOR_DEFAULT PROCESSOR_PPC604e
121
 
122
/* AIX does not support Altivec.  */
123
#undef  TARGET_ALTIVEC
124
#define TARGET_ALTIVEC 0
125
#undef  TARGET_ALTIVEC_ABI
126
#define TARGET_ALTIVEC_ABI 0
127
 
128
/* Define this macro as a C expression for the initializer of an
129
   array of string to tell the driver program which options are
130
   defaults for this target and thus do not need to be handled
131
   specially when using `MULTILIB_OPTIONS'.
132
 
133
   Do not define this macro if `MULTILIB_OPTIONS' is not defined in
134
   the target makefile fragment or if none of the options listed in
135
   `MULTILIB_OPTIONS' are set by default.  *Note Target Fragment::.  */
136
 
137
#undef  MULTILIB_DEFAULTS
138
#define MULTILIB_DEFAULTS { "mcpu=common" }
139
 
140
#undef LIB_SPEC
141
#define LIB_SPEC "%{pg:-L%R/lib/profiled -L%R/usr/lib/profiled}\
142
   %{p:-L%R/lib/profiled -L%R/usr/lib/profiled}\
143
   %{!maix64:%{!shared:%{g*:-lg}}}\
144
   %{mpe:-L%R/usr/lpp/ppe.poe/lib -lmpi -lvtd}\
145
   %{pthread:-lpthreads} -lc"
146
 
147
#undef LINK_SPEC
148
#define LINK_SPEC "-bpT:0x10000000 -bpD:0x20000000 %{!r:-btextro} -bnodelcsect\
149
   %{static:-bnso %(link_syscalls) } %{shared:-bM:SRE %{!e:-bnoentry}}\
150
   %{!maix64:%{!shared:%{g*: %(link_libg) }}} %{maix64:-b64}\
151
   %{mpe:-binitfini:poe_remote_main}"
152
 
153
#undef STARTFILE_SPEC
154
#define STARTFILE_SPEC "%{!shared:\
155
   %{maix64:%{pg:gcrt0_64%O%s}%{!pg:%{p:mcrt0_64%O%s}%{!p:crt0_64%O%s}}}\
156
   %{!maix64:\
157
     %{pthread:%{pg:gcrt0_r%O%s}%{!pg:%{p:mcrt0_r%O%s}%{!p:crt0_r%O%s}}}\
158
     %{!pthread:%{pg:gcrt0%O%s}%{!pg:%{p:mcrt0%O%s}%{!p:crt0%O%s}}}}}"
159
 
160
/* AIX V5 typedefs ptrdiff_t as "long" while earlier releases used "int".  */
161
 
162
#undef PTRDIFF_TYPE
163
#define PTRDIFF_TYPE "long int"
164
 
165
/* Type used for wchar_t, as a string used in a declaration.  */
166
#undef  WCHAR_TYPE
167
#define WCHAR_TYPE (!TARGET_64BIT ? "short unsigned int" : "unsigned int")
168
 
169
/* Width of wchar_t in bits.  */
170
#undef  WCHAR_TYPE_SIZE
171
#define WCHAR_TYPE_SIZE (!TARGET_64BIT ? 16 : 32)
172
 
173
/* AIX V5 uses PowerPC nop (ori 0,0,0) instruction as call glue for PowerPC
174
   and "cror 31,31,31" for POWER architecture.  */
175
 
176
#undef RS6000_CALL_GLUE
177
#define RS6000_CALL_GLUE "{cror 31,31,31|nop}"
178
 
179
/* AIX 4.2 and above provides initialization and finalization function
180
   support from linker command line.  */
181
#undef HAS_INIT_SECTION
182
#define HAS_INIT_SECTION
183
 
184
#undef LD_INIT_SWITCH
185
#define LD_INIT_SWITCH "-binitfini"
186
 
187
/* This target uses the aix64.opt file.  */
188
#define TARGET_USES_AIX64_OPT 1
189
 
190
/* This target defines SUPPORTS_WEAK and TARGET_ASM_NAMED_SECTION,
191
   but does not have crtbegin/end.  */
192
 
193
#define TARGET_USE_JCR_SECTION 0
194
 
195
#define TARGET_AIX_VERSION 51

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.