OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [rs6000/] [rs6000-modes.def] - Blame information for rev 328

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
/* Definitions of target machine for GNU compiler, for IBM RS/6000.
2
   Copyright (C) 2002, 2003, 2004, 2007 Free Software Foundation, Inc.
3
   Contributed by Richard Kenner (kenner@vlsi1.ultra.nyu.edu)
4
 
5
   This file is part of GCC.
6
 
7
   GCC is free software; you can redistribute it and/or modify it
8
   under the terms of the GNU General Public License as published
9
   by the Free Software Foundation; either version 3, or (at your
10
   option) any later version.
11
 
12
   GCC is distributed in the hope that it will be useful, but WITHOUT
13
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
15
   License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with GCC; see the file COPYING3.  If not see
19
   .  */
20
 
21
/* 128-bit floating point.  ABI_V4 uses IEEE quad, AIX/Darwin
22
   adjust this in rs6000_override_options.  */
23
FLOAT_MODE (TF, 16, ieee_quad_format);
24
 
25
/* PSImode is used for the XER register.  The XER register
26
   is not used for anything; perhaps it should be deleted,
27
   except that that would change register numbers.  */
28
PARTIAL_INT_MODE (SI);
29
 
30
/* Add any extra modes needed to represent the condition code.
31
 
32
   For the RS/6000, we need separate modes when unsigned (logical) comparisons
33
   are being done and we need a separate mode for floating-point.  We also
34
   use a mode for the case when we are comparing the results of two
35
   comparisons, as then only the EQ bit is valid in the register.  */
36
 
37
CC_MODE (CCUNS);
38
CC_MODE (CCFP);
39
CC_MODE (CCEQ);
40
 
41
/* Vector modes.  */
42
VECTOR_MODES (INT, 8);        /*       V8QI V4HI V2SI */
43
VECTOR_MODES (INT, 16);       /* V16QI V8HI V4SI V2DI */
44
VECTOR_MODE (INT, DI, 1);
45
VECTOR_MODES (FLOAT, 8);      /*            V4HF V2SF */
46
VECTOR_MODES (FLOAT, 16);     /*       V8HF V4SF V2DF */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.