OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [rs6000/] [t-spe] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
# Multilibs for e500
2
#
3
# Copyright (C) 2003 Free Software Foundation, Inc.
4
#
5
# This file is part of GCC.
6
#
7
# GCC is free software; you can redistribute it and/or modify
8
# it under the terms of the GNU General Public License as published by
9
# the Free Software Foundation; either version 3, or (at your option)
10
# any later version.
11
#
12
# GCC is distributed in the hope that it will be useful,
13
# but WITHOUT ANY WARRANTY; without even the implied warranty of
14
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
# GNU General Public License for more details.
16
#
17
# You should have received a copy of the GNU General Public License
18
# along with GCC; see the file COPYING3.  If not see
19
# .
20
 
21
FPBIT = fp-bit.c
22
DPBIT = dp-bit.c
23
 
24
dp-bit.c: $(srcdir)/config/fp-bit.c
25
        cat $(srcdir)/config/fp-bit.c > dp-bit.c
26
 
27
fp-bit.c: $(srcdir)/config/fp-bit.c
28
        echo '#define FLOAT' > fp-bit.c
29
        cat $(srcdir)/config/fp-bit.c >> fp-bit.c
30
 
31
LIBGCC = stmp-multilib
32
INSTALL_LIBGCC = install-multilib
33
 
34
# What we really want are these variants:
35
#       -mcpu=7400
36
#       -mcpu=7400 -maltivec -mabi=altivec
37
#       -mcpu=7400 -msoft-float
38
#       -msoft-float
39
#       -mspe=no -mabi=no-spe -misel=no
40
# so we'll need to create exceptions later below.
41
 
42
MULTILIB_OPTIONS        = mcpu=7400 \
43
                          maltivec \
44
                          mabi=altivec \
45
                          msoft-float \
46
                          mspe=no \
47
                          mabi=no-spe \
48
                          misel=no \
49
                          mlittle
50
 
51
MULTILIB_DIRNAMES       = mpc7400 altivec abi-altivec \
52
                          nof no-spe no-abi-spe no-isel le
53
 
54
MULTILIB_EXCEPTIONS     = maltivec mabi=altivec mspe=no mabi=no-spe misel=no \
55
                          maltivec/mabi=altivec \
56
                          mcpu=7400/maltivec \
57
                          mcpu=7400/mabi=altivec \
58
                          *mcpu=7400/*mspe=no* \
59
                          *mcpu=7400/*mabi=no-spe* \
60
                          *mcpu=7400/*misel=no* \
61
                          *maltivec/*msoft-float* \
62
                          *maltivec/*mspe=no* \
63
                          *maltivec/*mabi=no-spe* \
64
                          *maltivec/*misel=no* \
65
                          *mabi=altivec/*msoft-float* \
66
                          *mabi=altivec/*mspe=no* \
67
                          *mabi=altivec/*mabi=no-spe* \
68
                          *mabi=altivec/*misel=no* \
69
                          *msoft-float/*mspe=no* \
70
                          *msoft-float/*mabi=no-spe* \
71
                          *msoft-float/*misel=no* \
72
                          mspe=no/mabi=no-spe \
73
                          mspe=no/misel=no \
74
                          mabi=no-spe/misel=no \
75
                          misel=no/mlittle \
76
                          mabi=no-spe/misel=no/mlittle \
77
                          mspe=no/mlittle \
78
                          mabi=spe/mlittle \
79
                          mcpu=7400/mabi=altivec/mlittle \
80
                          mcpu=7400/maltivec/mlittle \
81
                          mabi=no-spe/mlittle \
82
                          mspe=no/misel=no/mlittle \
83
                          mspe=no/mabi=no-spe/mlittle \
84
                          mabi=altivec/mlittle \
85
                          maltivec/mlittle \
86
                          maltivec/mabi=altivec/mlittle

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.