OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [rx/] [rx.opt] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
; Command line options for the Renesas RX port of GCC.
2
; Copyright (C) 2008, 2009, 2010 Free Software Foundation, Inc.
3
; Contributed by Red Hat.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
;---------------------------------------------------
21
 
22
; The default is -fpu -m32bit-doubles.
23
 
24
m64bit-doubles
25
Target RejectNegative Mask(64BIT_DOUBLES) Report
26
Store doubles in 64 bits.
27
 
28
m32bit-doubles
29
Target RejectNegative InverseMask(64BIT_DOUBLES) Report
30
Stores doubles in 32 bits.  This is the default.
31
 
32
nofpu
33
Target RejectNegative Mask(NO_USE_FPU) Report
34
Disable the use of RX FPU instructions.
35
 
36
mnofpu
37
Target RejectNegative Mask(NO_USE_FPU) MaskExists Undocumented
38
 
39
fpu
40
Target RejectNegative InverseMask(NO_USE_FPU) Report
41
Enable the use of RX FPU instructions.  This is the default.
42
 
43
;---------------------------------------------------
44
 
45
mcpu=
46
Target RejectNegative Joined Var(rx_cpu_name) Report
47
Specify the target RX cpu type.
48
 
49
patch=
50
Target RejectNegative Joined Var(rx_cpu_name)
51
Alias for -mcpu.
52
 
53
;---------------------------------------------------
54
 
55
mbig-endian-data
56
Target RejectNegative Mask(BIG_ENDIAN_DATA) Report
57
Data is stored in big-endian format.
58
 
59
mlittle-endian-data
60
Target RejectNegative InverseMask(BIG_ENDIAN_DATA) Report
61
Data is stored in little-endian format.  (Default).
62
 
63
;---------------------------------------------------
64
 
65
msmall-data-limit=
66
Target RejectNegative Joined UInteger Var(rx_small_data_limit) Init(0)
67
Maximum size of global and static variables which can be placed into the small data area.
68
 
69
;---------------------------------------------------
70
 
71
msim
72
Target
73
Use the simulator runtime.
74
 
75
;---------------------------------------------------
76
 
77
mas100-syntax
78
Target Mask(AS100_SYNTAX) Report
79
Generate assembler output that is compatible with the Renesas AS100 assembler.  This may restrict some of the compiler's capabilities.  The default is to generate GAS compatable syntax.
80
 
81
;---------------------------------------------------
82
 
83
mrelax
84
Target
85
Enable linker relaxation.
86
 
87
;---------------------------------------------------
88
 
89
mmax-constant-size=
90
Target RejectNegative Joined UInteger Var(rx_max_constant_size) Init(0)
91
Maximum size in bytes of constant values allowed as operands.
92
 
93
;---------------------------------------------------
94
 
95
mint-register=
96
Target RejectNegative Joined UInteger Var(rx_interrupt_registers) Init(0)
97
Specifies the number of registers to reserve for interrupt handlers.
98
 
99
;---------------------------------------------------
100
 
101
msave-acc-in-interrupts
102
Target Mask(SAVE_ACC_REGISTER)
103
Specifies whether interrupt functions should save and restore the accumulator register.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.