1 |
282 |
jeremybenn |
/* Prototypes of target machine for SPARC.
|
2 |
|
|
Copyright (C) 1999, 2000, 2003, 2004, 2005, 2007, 2008, 2009, 2010
|
3 |
|
|
Free Software Foundation, Inc.
|
4 |
|
|
Contributed by Michael Tiemann (tiemann@cygnus.com).
|
5 |
|
|
64-bit SPARC-V9 support by Michael Tiemann, Jim Wilson, and Doug Evans,
|
6 |
|
|
at Cygnus Support.
|
7 |
|
|
|
8 |
|
|
This file is part of GCC.
|
9 |
|
|
|
10 |
|
|
GCC is free software; you can redistribute it and/or modify
|
11 |
|
|
it under the terms of the GNU General Public License as published by
|
12 |
|
|
the Free Software Foundation; either version 3, or (at your option)
|
13 |
|
|
any later version.
|
14 |
|
|
|
15 |
|
|
GCC is distributed in the hope that it will be useful,
|
16 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
17 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
18 |
|
|
GNU General Public License for more details.
|
19 |
|
|
|
20 |
|
|
You should have received a copy of the GNU General Public License
|
21 |
|
|
along with GCC; see the file COPYING3. If not see
|
22 |
|
|
<http://www.gnu.org/licenses/>. */
|
23 |
|
|
|
24 |
|
|
#ifndef __SPARC_PROTOS_H__
|
25 |
|
|
#define __SPARC_PROTOS_H__
|
26 |
|
|
|
27 |
|
|
#ifdef TREE_CODE
|
28 |
|
|
extern struct rtx_def *function_value (const_tree, enum machine_mode, int);
|
29 |
|
|
extern void function_arg_advance (CUMULATIVE_ARGS *,
|
30 |
|
|
enum machine_mode, tree, int);
|
31 |
|
|
extern struct rtx_def *function_arg (const CUMULATIVE_ARGS *,
|
32 |
|
|
enum machine_mode, tree, int, int);
|
33 |
|
|
#ifdef RTX_CODE
|
34 |
|
|
extern void init_cumulative_args (CUMULATIVE_ARGS *, tree, rtx, tree);
|
35 |
|
|
#endif
|
36 |
|
|
extern unsigned long sparc_type_code (tree);
|
37 |
|
|
#ifdef ARGS_SIZE_RTX
|
38 |
|
|
/* expr.h defines ARGS_SIZE_RTX and `enum direction' */
|
39 |
|
|
extern enum direction function_arg_padding (enum machine_mode, const_tree);
|
40 |
|
|
#endif /* ARGS_SIZE_RTX */
|
41 |
|
|
#endif /* TREE_CODE */
|
42 |
|
|
|
43 |
|
|
extern void order_regs_for_local_alloc (void);
|
44 |
|
|
extern HOST_WIDE_INT sparc_compute_frame_size (HOST_WIDE_INT, int);
|
45 |
|
|
extern void sparc_expand_prologue (void);
|
46 |
|
|
extern void sparc_expand_epilogue (void);
|
47 |
|
|
extern bool sparc_can_use_return_insn_p (void);
|
48 |
|
|
extern int check_pic (int);
|
49 |
|
|
extern int short_branch (int, int);
|
50 |
|
|
extern void sparc_profile_hook (int);
|
51 |
|
|
extern void sparc_override_options (void);
|
52 |
|
|
extern void sparc_output_scratch_registers (FILE *);
|
53 |
|
|
|
54 |
|
|
#ifdef RTX_CODE
|
55 |
|
|
extern enum machine_mode select_cc_mode (enum rtx_code, rtx, rtx);
|
56 |
|
|
/* Define the function that build the compare insn for scc and bcc. */
|
57 |
|
|
extern rtx gen_compare_reg (rtx cmp);
|
58 |
|
|
extern rtx sparc_emit_float_lib_cmp (rtx, rtx, enum rtx_code);
|
59 |
|
|
extern void sparc_emit_floatunsdi (rtx [2], enum machine_mode);
|
60 |
|
|
extern void sparc_emit_fixunsdi (rtx [2], enum machine_mode);
|
61 |
|
|
extern void emit_tfmode_binop (enum rtx_code, rtx *);
|
62 |
|
|
extern void emit_tfmode_unop (enum rtx_code, rtx *);
|
63 |
|
|
extern void emit_tfmode_cvt (enum rtx_code, rtx *);
|
64 |
|
|
extern bool legitimate_constant_p (rtx);
|
65 |
|
|
extern bool constant_address_p (rtx);
|
66 |
|
|
extern bool legitimate_pic_operand_p (rtx);
|
67 |
|
|
extern void sparc_emit_call_insn (rtx, rtx);
|
68 |
|
|
extern void sparc_defer_case_vector (rtx, rtx, int);
|
69 |
|
|
extern bool sparc_expand_move (enum machine_mode, rtx *);
|
70 |
|
|
extern void sparc_emit_set_const32 (rtx, rtx);
|
71 |
|
|
extern void sparc_emit_set_const64 (rtx, rtx);
|
72 |
|
|
extern void sparc_emit_set_symbolic_const64 (rtx, rtx, rtx);
|
73 |
|
|
extern int sparc_splitdi_legitimate (rtx, rtx);
|
74 |
|
|
extern int sparc_absnegfloat_split_legitimate (rtx, rtx);
|
75 |
|
|
extern const char *output_ubranch (rtx, int, rtx);
|
76 |
|
|
extern const char *output_cbranch (rtx, rtx, int, int, int, rtx);
|
77 |
|
|
extern const char *output_return (rtx);
|
78 |
|
|
extern const char *output_sibcall (rtx, rtx);
|
79 |
|
|
extern const char *output_v8plus_shift (rtx *, rtx, const char *);
|
80 |
|
|
extern const char *output_v9branch (rtx, rtx, int, int, int, int, rtx);
|
81 |
|
|
extern bool emit_scc_insn (rtx []);
|
82 |
|
|
extern void emit_conditional_branch_insn (rtx []);
|
83 |
|
|
extern void print_operand (FILE *, rtx, int);
|
84 |
|
|
extern int mems_ok_for_ldd_peep (rtx, rtx, rtx);
|
85 |
|
|
extern int arith_double_4096_operand (rtx, enum machine_mode);
|
86 |
|
|
extern int arith_4096_operand (rtx, enum machine_mode);
|
87 |
|
|
extern int zero_operand (rtx, enum machine_mode);
|
88 |
|
|
extern int fp_zero_operand (rtx, enum machine_mode);
|
89 |
|
|
extern int reg_or_0_operand (rtx, enum machine_mode);
|
90 |
|
|
extern int empty_delay_slot (rtx);
|
91 |
|
|
extern int eligible_for_return_delay (rtx);
|
92 |
|
|
extern int eligible_for_sibcall_delay (rtx);
|
93 |
|
|
extern int tls_call_delay (rtx);
|
94 |
|
|
extern int emit_move_sequence (rtx, enum machine_mode);
|
95 |
|
|
extern int fp_sethi_p (rtx);
|
96 |
|
|
extern int fp_mov_p (rtx);
|
97 |
|
|
extern int fp_high_losum_p (rtx);
|
98 |
|
|
extern int mem_min_alignment (rtx, int);
|
99 |
|
|
extern int pic_address_needs_scratch (rtx);
|
100 |
|
|
extern int reg_unused_after (rtx, rtx);
|
101 |
|
|
extern int register_ok_for_ldd (rtx);
|
102 |
|
|
extern int memory_ok_for_ldd (rtx);
|
103 |
|
|
extern int registers_ok_for_ldd_peep (rtx, rtx);
|
104 |
|
|
extern int v9_regcmp_p (enum rtx_code);
|
105 |
|
|
/* Function used for V8+ code generation. Returns 1 if the high
|
106 |
|
|
32 bits of REG are 0 before INSN. */
|
107 |
|
|
extern int sparc_check_64 (rtx, rtx);
|
108 |
|
|
extern rtx gen_df_reg (rtx, int);
|
109 |
|
|
extern void sparc_expand_compare_and_swap_12 (rtx, rtx, rtx, rtx);
|
110 |
|
|
#endif /* RTX_CODE */
|
111 |
|
|
|
112 |
|
|
#endif /* __SPARC_PROTOS_H__ */
|