Subversion Repositories openrisc_me

/* Definitions of target machine for GNU compiler. NEC V850 series

   Copyright (C) 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005,

   2007, 2008, 2009  Free Software Foundation, Inc.

   Contributed by Jeff Law (law@cygnus.com).

   This file is part of GCC.

   GCC is free software; you can redistribute it and/or modify

   it under the terms of the GNU General Public License as published by

   the Free Software Foundation; either version 3, or (at your option)

   any later version.

   GCC is distributed in the hope that it will be useful,

   but WITHOUT ANY WARRANTY; without even the implied warranty of

   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License

   along with GCC; see the file COPYING3.  If not see

   <http://www.gnu.org/licenses/>.  */

#ifndef GCC_V850_H

#define GCC_V850_H

/* These are defined in svr4.h but we want to override them.  */

#undef LIB_SPEC

#undef ENDFILE_SPEC

#undef LINK_SPEC

#undef STARTFILE_SPEC

#undef ASM_SPEC

#define TARGET_CPU_generic      1

#define TARGET_CPU_v850e        2

#define TARGET_CPU_v850e1       3

#ifndef TARGET_CPU_DEFAULT

#define TARGET_CPU_DEFAULT      TARGET_CPU_generic

#endif

#define MASK_DEFAULT            MASK_V850

#define SUBTARGET_ASM_SPEC      "%{!mv*:-mv850}"

#define SUBTARGET_CPP_SPEC      "%{!mv*:-D__v850__}"

#define TARGET_VERSION          fprintf (stderr, " (NEC V850)");

/* Choose which processor will be the default.

   We must pass a -mv850xx option to the assembler if no explicit -mv* option

   is given, because the assembler's processor default may not be correct.  */

#if TARGET_CPU_DEFAULT == TARGET_CPU_v850e

#undef  MASK_DEFAULT

#define MASK_DEFAULT            MASK_V850E

#undef  SUBTARGET_ASM_SPEC

#define SUBTARGET_ASM_SPEC      "%{!mv*:-mv850e}"

#undef  SUBTARGET_CPP_SPEC

#define SUBTARGET_CPP_SPEC      "%{!mv*:-D__v850e__}"

#undef  TARGET_VERSION

#define TARGET_VERSION          fprintf (stderr, " (NEC V850E)");

#endif

#if TARGET_CPU_DEFAULT == TARGET_CPU_v850e1

#undef  MASK_DEFAULT

#define MASK_DEFAULT            MASK_V850E      /* No practical difference.  */

#undef  SUBTARGET_ASM_SPEC

#define SUBTARGET_ASM_SPEC      "%{!mv*:-mv850e1}"

#undef  SUBTARGET_CPP_SPEC

#define SUBTARGET_CPP_SPEC      "%{!mv*:-D__v850e1__} %{mv850e1:-D__v850e1__}"

#undef  TARGET_VERSION

#define TARGET_VERSION          fprintf (stderr, " (NEC V850E1)");

#endif

#define ASM_SPEC "%{mv*:-mv%*}"

#define CPP_SPEC                "%{mv850e:-D__v850e__} %{mv850:-D__v850__} %(subtarget_cpp_spec)"

#define EXTRA_SPECS \

 { "subtarget_asm_spec", SUBTARGET_ASM_SPEC }, \

 { "subtarget_cpp_spec", SUBTARGET_CPP_SPEC }

/* Names to predefine in the preprocessor for this target machine.  */

#define TARGET_CPU_CPP_BUILTINS() do {          \

  builtin_define( "__v851__" );                 \

  builtin_define( "__v850" );                   \

  builtin_assert( "machine=v850" );             \

  builtin_assert( "cpu=v850" );                 \

  if (TARGET_EP)                                \

    builtin_define ("__EP__");                  \

} while(0)

#define MASK_CPU (MASK_V850 | MASK_V850E)

/* Information about the various small memory areas.  */

struct small_memory_info {

  const char *name;

  long max;

  long physical_max;

};

enum small_memory_type {

  /* tiny data area, using EP as base register */

  SMALL_MEMORY_TDA = 0,

  /* small data area using dp as base register */

  SMALL_MEMORY_SDA,

  /* zero data area using r0 as base register */

  SMALL_MEMORY_ZDA,

  SMALL_MEMORY_max

};

extern struct small_memory_info small_memory[(int)SMALL_MEMORY_max];

/* Show we can debug even without a frame pointer.  */

#define CAN_DEBUG_WITHOUT_FP

/* Some machines may desire to change what optimizations are

   performed for various optimization levels.   This macro, if

   defined, is executed once just after the optimization level is

   determined and before the remainder of the command options have

   been parsed.  Values set in this macro are used as the default

   values for the other command line options.

   LEVEL is the optimization level specified; 2 if `-O2' is

   specified, 1 if `-O' is specified, and 0 if neither is specified.

   SIZE is nonzero if `-Os' is specified, 0 otherwise.

   You should not use this macro to change options that are not

   machine-specific.  These should uniformly selected by the same

   optimization level on all supported machines.  Use this macro to

   enable machine-specific optimizations.

   *Do not examine `write_symbols' in this macro!* The debugging

   options are not supposed to alter the generated code.  */

#define OPTIMIZATION_OPTIONS(LEVEL,SIZE)                                \

{                                                                       \

  target_flags |= MASK_STRICT_ALIGN;                                    \

  if (LEVEL)                                                            \

    /* Note - we no longer enable MASK_EP when optimizing.  This is     \

       because of a hardware bug which stops the SLD and SST instructions\

       from correctly detecting some hazards.  If the user is sure that \

       their hardware is fixed or that their program will not encounter \

       the conditions that trigger the bug then they can enable -mep by \

       hand.  */                                                        \

    target_flags |= MASK_PROLOG_FUNCTION;                               \

}

/* Target machine storage layout */

/* Define this if most significant bit is lowest numbered

   in instructions that operate on numbered bit-fields.

   This is not true on the NEC V850.  */

#define BITS_BIG_ENDIAN 0

/* Define this if most significant byte of a word is the lowest numbered.  */

/* This is not true on the NEC V850.  */

#define BYTES_BIG_ENDIAN 0

/* Define this if most significant word of a multiword number is lowest

   numbered.

   This is not true on the NEC V850.  */

#define WORDS_BIG_ENDIAN 0

/* Width of a word, in units (bytes).  */

#define UNITS_PER_WORD          4

/* Define this macro if it is advisable to hold scalars in registers

   in a wider mode than that declared by the program.  In such cases,

   the value is constrained to be within the bounds of the declared

   type, but kept valid in the wider mode.  The signedness of the

   extension may differ from that of the type.

   Some simple experiments have shown that leaving UNSIGNEDP alone

   generates the best overall code.  */

#define PROMOTE_MODE(MODE,UNSIGNEDP,TYPE)  \

  if (GET_MODE_CLASS (MODE) == MODE_INT \

      && GET_MODE_SIZE (MODE) < 4)      \

    { (MODE) = SImode; }

/* Allocation boundary (in *bits*) for storing arguments in argument list.  */

#define PARM_BOUNDARY           32

/* The stack goes in 32-bit lumps.  */

#define STACK_BOUNDARY          32

/* Allocation boundary (in *bits*) for the code of a function.

   16 is the minimum boundary; 32 would give better performance.  */

#define FUNCTION_BOUNDARY 16

/* No data type wants to be aligned rounder than this.  */

#define BIGGEST_ALIGNMENT       32

/* Alignment of field after `int : 0' in a structure.  */

#define EMPTY_FIELD_BOUNDARY 32

/* No structure field wants to be aligned rounder than this.  */

#define BIGGEST_FIELD_ALIGNMENT 32

/* Define this if move instructions will actually fail to work

   when given unaligned data.  */

#define STRICT_ALIGNMENT  TARGET_STRICT_ALIGN

/* Define this as 1 if `char' should by default be signed; else as 0.

   On the NEC V850, loads do sign extension, so make this default.  */

#define DEFAULT_SIGNED_CHAR 1

/* Standard register usage.  */

/* Number of actual hardware registers.

   The hardware registers are assigned numbers for the compiler

   from 0 to just below FIRST_PSEUDO_REGISTER.

   All registers that the compiler knows about must be given numbers,

   even those that are not normally considered general registers.  */

#define FIRST_PSEUDO_REGISTER 34

/* 1 for registers that have pervasive standard uses

   and are not available for the register allocator.  */

#define FIXED_REGISTERS \

  { 1, 1, 0, 1, 1, 0, 0, 0, \

    0, 0, 0, 0, 0, 0, 0, 0, \

    0, 0, 0, 0, 0, 0, 0, 0, \

    0, 0, 0, 0, 0, 0, 1, 0, \

    1, 1}

/* 1 for registers not available across function calls.

   These must include the FIXED_REGISTERS and also any

   registers that can be used without being saved.

   The latter must include the registers where values are returned

   and the register where structure-value addresses are passed.

   Aside from that, you can include as many other registers as you

   like.  */

#define CALL_USED_REGISTERS \

  { 1, 1, 0, 1, 1, 1, 1, 1, \

    1, 1, 1, 1, 1, 1, 1, 1, \

    1, 1, 1, 1, 0, 0, 0, 0, \

    0, 0, 0, 0, 0, 0, 1, 1, \

    1, 1}

/* List the order in which to allocate registers.  Each register must be

   listed once, even those in FIXED_REGISTERS.

   On the 850, we make the return registers first, then all of the volatile

   registers, then the saved registers in reverse order to better save the

   registers with an out of line function, and finally the fixed

   registers.  */

#define REG_ALLOC_ORDER                                                 \

{                                                                       \

  10, 11,                               /* return registers */          \

  12, 13, 14, 15, 16, 17, 18, 19,       /* scratch registers */         \

   6,  7,  8,  9, 31,                   /* argument registers */        \

  29, 28, 27, 26, 25, 24, 23, 22,       /* saved registers */           \

  21, 20,  2,                                                           \

   0,  1,  3,  4,  5, 30, 32, 33 /* fixed registers */           \

}

/* If TARGET_APP_REGS is not defined then add r2 and r5 to

   the pool of fixed registers. See PR 14505.  */

#define CONDITIONAL_REGISTER_USAGE  \

{                                                       \

  if (!TARGET_APP_REGS)                                 \

    {                                                   \

      fixed_regs[2] = 1;  call_used_regs[2] = 1;        \

      fixed_regs[5] = 1;  call_used_regs[5] = 1;        \

    }                                                   \

}

/* Return number of consecutive hard regs needed starting at reg REGNO

   to hold something of mode MODE.

   This is ordinarily the length in words of a value of mode MODE

   but can be less for certain modes in special long registers.  */

#define HARD_REGNO_NREGS(REGNO, MODE)   \

  ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD)

/* Value is 1 if hard register REGNO can hold a value of machine-mode

   MODE.  */

#define HARD_REGNO_MODE_OK(REGNO, MODE) \

 ((((REGNO) & 1) == 0) || (GET_MODE_SIZE (MODE) <= 4))

/* Value is 1 if it is a good idea to tie two pseudo registers

   when one has mode MODE1 and one has mode MODE2.

   If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,

   for any hard reg, then this must be 0 for correct output.  */

#define MODES_TIEABLE_P(MODE1, MODE2) \

  (MODE1 == MODE2 || (GET_MODE_SIZE (MODE1) <= 4 && GET_MODE_SIZE (MODE2) <= 4))

/* Define the classes of registers for register constraints in the

   machine description.  Also define ranges of constants.

   One of the classes must always be named ALL_REGS and include all hard regs.

   If there is more than one class, another class must be named NO_REGS

   and contain no registers.

   The name GENERAL_REGS must be the name of a class (or an alias for

   another name such as ALL_REGS).  This is the class of registers

   that is allowed by "g" or "r" in a register constraint.

   Also, registers outside this class are allocated only when

   instructions express preferences for them.

   The classes must be numbered in nondecreasing order; that is,

   a larger-numbered class must never be contained completely

   in a smaller-numbered class.

   For any two classes, it is very desirable that there be another

   class that represents their union.  */

enum reg_class

{

  NO_REGS, GENERAL_REGS, ALL_REGS, LIM_REG_CLASSES

};

#define N_REG_CLASSES (int) LIM_REG_CLASSES

#define IRA_COVER_CLASSES               \

{                                       \

  GENERAL_REGS, LIM_REG_CLASSES         \

}

/* Give names of register classes as strings for dump file.  */

#define REG_CLASS_NAMES \

{ "NO_REGS", "GENERAL_REGS", "ALL_REGS", "LIM_REGS" }

/* Define which registers fit in which classes.

   This is an initializer for a vector of HARD_REG_SET

   of length N_REG_CLASSES.  */

#define REG_CLASS_CONTENTS              \

{                                       \

  { 0x00000000 }, /* NO_REGS      */    \

  { 0xffffffff }, /* GENERAL_REGS */    \

  { 0xffffffff }, /* ALL_REGS   */      \

}

/* The same information, inverted:

   Return the class number of the smallest class containing

   reg number REGNO.  This could be a conditional expression

   or could index an array.  */

#define REGNO_REG_CLASS(REGNO)  GENERAL_REGS

/* The class value for index registers, and the one for base regs.  */

#define INDEX_REG_CLASS NO_REGS

#define BASE_REG_CLASS  GENERAL_REGS

/* Get reg_class from a letter such as appears in the machine description.  */

#define REG_CLASS_FROM_LETTER(C) (NO_REGS)

/* Macros to check register numbers against specific register classes.  */

/* These assume that REGNO is a hard or pseudo reg number.

   They give nonzero only if REGNO is a hard reg of the suitable class

   or a pseudo reg currently allocated to a suitable hard reg.

   Since they use reg_renumber, they are safe only once reg_renumber

   has been allocated, which happens in local-alloc.c.  */

#define REGNO_OK_FOR_BASE_P(regno) \

  ((regno) < FIRST_PSEUDO_REGISTER || reg_renumber[regno] >= 0)

#define REGNO_OK_FOR_INDEX_P(regno) 0

/* Given an rtx X being reloaded into a reg required to be

   in class CLASS, return the class of reg to actually use.

   In general this is just CLASS; but on some machines

   in some cases it is preferable to use a more restrictive class.  */

#define PREFERRED_RELOAD_CLASS(X,CLASS)  (CLASS)

/* Return the maximum number of consecutive registers

   needed to represent mode MODE in a register of class CLASS.  */

#define CLASS_MAX_NREGS(CLASS, MODE)    \

  ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD)

/* The letters I, J, K, L, M, N, O, P in a register constraint string

   can be used to stand for particular ranges of immediate operands.

   This macro defines what the ranges are.

   C is the letter, and VALUE is a constant value.

   Return 1 if VALUE is in the range specified by C.  */

#define INT_7_BITS(VALUE) ((unsigned) (VALUE) + 0x40 < 0x80)

#define INT_8_BITS(VALUE) ((unsigned) (VALUE) + 0x80 < 0x100)

/* zero */

#define CONST_OK_FOR_I(VALUE) ((VALUE) == 0)

/* 5-bit signed immediate */

#define CONST_OK_FOR_J(VALUE) ((unsigned) (VALUE) + 0x10 < 0x20)

/* 16-bit signed immediate */

#define CONST_OK_FOR_K(VALUE) ((unsigned) (VALUE) + 0x8000 < 0x10000)

/* valid constant for movhi instruction.  */

#define CONST_OK_FOR_L(VALUE) \

  (((unsigned) ((int) (VALUE) >> 16) + 0x8000 < 0x10000) \

   && CONST_OK_FOR_I ((VALUE & 0xffff)))

/* 16-bit unsigned immediate */

#define CONST_OK_FOR_M(VALUE) ((unsigned)(VALUE) < 0x10000)

/* 5-bit unsigned immediate in shift instructions */

#define CONST_OK_FOR_N(VALUE) ((unsigned) (VALUE) <= 31)

/* 9-bit signed immediate for word multiply instruction.  */

#define CONST_OK_FOR_O(VALUE) ((unsigned) (VALUE) + 0x100 < 0x200)

#define CONST_OK_FOR_P(VALUE) 0

#define CONST_OK_FOR_LETTER_P(VALUE, C)  \

  ((C) == 'I' ? CONST_OK_FOR_I (VALUE) : \

   (C) == 'J' ? CONST_OK_FOR_J (VALUE) : \

   (C) == 'K' ? CONST_OK_FOR_K (VALUE) : \

   (C) == 'L' ? CONST_OK_FOR_L (VALUE) : \

   (C) == 'M' ? CONST_OK_FOR_M (VALUE) : \

   (C) == 'N' ? CONST_OK_FOR_N (VALUE) : \

   (C) == 'O' ? CONST_OK_FOR_O (VALUE) : \

   (C) == 'P' ? CONST_OK_FOR_P (VALUE) : \

   0)

/* Similar, but for floating constants, and defining letters G and H.

   Here VALUE is the CONST_DOUBLE rtx itself.

  `G' is a zero of some form.  */

#define CONST_DOUBLE_OK_FOR_G(VALUE)                                    \

  ((GET_MODE_CLASS (GET_MODE (VALUE)) == MODE_FLOAT                     \

    && (VALUE) == CONST0_RTX (GET_MODE (VALUE)))                        \

   || (GET_MODE_CLASS (GET_MODE (VALUE)) == MODE_INT                    \

       && CONST_DOUBLE_LOW (VALUE) == 0                                  \

       && CONST_DOUBLE_HIGH (VALUE) == 0))

#define CONST_DOUBLE_OK_FOR_H(VALUE) 0

#define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C)                          \

  ((C) == 'G'   ? CONST_DOUBLE_OK_FOR_G (VALUE)                         \

   : (C) == 'H' ? CONST_DOUBLE_OK_FOR_H (VALUE)                         \

   : 0)

/* Stack layout; function entry, exit and calling.  */

/* Define this if pushing a word on the stack

   makes the stack pointer a smaller address.  */

#define STACK_GROWS_DOWNWARD

/* Define this to nonzero if the nominal address of the stack frame

   is at the high-address end of the local variables;

   that is, each additional local variable allocated

   goes at a more negative offset in the frame.  */

#define FRAME_GROWS_DOWNWARD 1

/* Offset within stack frame to start allocating local variables at.

   If FRAME_GROWS_DOWNWARD, this is the offset to the END of the

   first local allocated.  Otherwise, it is the offset to the BEGINNING

   of the first local allocated.  */

#define STARTING_FRAME_OFFSET 0

/* Offset of first parameter from the argument pointer register value.  */

/* Is equal to the size of the saved fp + pc, even if an fp isn't

   saved since the value is used before we know.  */

#define FIRST_PARM_OFFSET(FNDECL) 0

/* Specify the registers used for certain standard purposes.

   The values of these macros are register numbers.  */

/* Register to use for pushing function arguments.  */

#define STACK_POINTER_REGNUM 3

/* Base register for access to local variables of the function.  */

#define FRAME_POINTER_REGNUM 32

/* Register containing return address from latest function call.  */

#define LINK_POINTER_REGNUM 31

/* On some machines the offset between the frame pointer and starting

   offset of the automatic variables is not known until after register

   allocation has been done (for example, because the saved registers

   are between these two locations).  On those machines, define

   `FRAME_POINTER_REGNUM' the number of a special, fixed register to

   be used internally until the offset is known, and define

   `HARD_FRAME_POINTER_REGNUM' to be actual the hard register number

   used for the frame pointer.

   You should define this macro only in the very rare circumstances

   when it is not possible to calculate the offset between the frame

   pointer and the automatic variables until after register

   allocation has been completed.  When this macro is defined, you

   must also indicate in your definition of `ELIMINABLE_REGS' how to

   eliminate `FRAME_POINTER_REGNUM' into either

   `HARD_FRAME_POINTER_REGNUM' or `STACK_POINTER_REGNUM'.

   Do not define this macro if it would be the same as

   `FRAME_POINTER_REGNUM'.  */

#undef  HARD_FRAME_POINTER_REGNUM 

#define HARD_FRAME_POINTER_REGNUM 29

/* Base register for access to arguments of the function.  */

#define ARG_POINTER_REGNUM 33

/* Register in which static-chain is passed to a function.  */

#define STATIC_CHAIN_REGNUM 20

/* If defined, this macro specifies a table of register pairs used to

   eliminate unneeded registers that point into the stack frame.  If

   it is not defined, the only elimination attempted by the compiler

   is to replace references to the frame pointer with references to

   the stack pointer.

   The definition of this macro is a list of structure

   initializations, each of which specifies an original and

   replacement register.

   On some machines, the position of the argument pointer is not

   known until the compilation is completed.  In such a case, a

   separate hard register must be used for the argument pointer.

   This register can be eliminated by replacing it with either the

   frame pointer or the argument pointer, depending on whether or not

   the frame pointer has been eliminated.

   In this case, you might specify:

        #define ELIMINABLE_REGS  \

        {{ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \

         {ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM}, \

         {FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}}

   Note that the elimination of the argument pointer with the stack

   pointer is specified first since that is the preferred elimination.  */

#define ELIMINABLE_REGS                                                 \

{{ FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM },                        \

 { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM },                   \

 { ARG_POINTER_REGNUM,   STACK_POINTER_REGNUM },                        \

 { ARG_POINTER_REGNUM,   HARD_FRAME_POINTER_REGNUM }}                   \

/* This macro is similar to `INITIAL_FRAME_POINTER_OFFSET'.  It

   specifies the initial difference between the specified pair of

   registers.  This macro must be defined if `ELIMINABLE_REGS' is

   defined.  */

#define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET)                    \

{                                                                       \

  if ((FROM) == FRAME_POINTER_REGNUM)                                   \

    (OFFSET) = get_frame_size () + crtl->outgoing_args_size;    \

  else if ((FROM) == ARG_POINTER_REGNUM)                                \

   (OFFSET) = compute_frame_size (get_frame_size (), (long *)0); \

  else                                                                  \

    gcc_unreachable ();                                                 \

}

/* Keep the stack pointer constant throughout the function.  */

#define ACCUMULATE_OUTGOING_ARGS 1

/* Value is the number of bytes of arguments automatically

   popped when returning from a subroutine call.

   FUNDECL is the declaration node of the function (as a tree),

   FUNTYPE is the data type of the function (as a tree),

   or for a library call it is an identifier node for the subroutine name.

   SIZE is the number of bytes of arguments passed on the stack.  */

#define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0

#define RETURN_ADDR_RTX(COUNT, FP) v850_return_addr (COUNT)

/* Define a data type for recording info about an argument list

   during the scan of that argument list.  This data type should

   hold all necessary information about the function itself

   and about the args processed so far, enough to enable macros

   such as FUNCTION_ARG to determine where the next arg should go.  */

#define CUMULATIVE_ARGS struct cum_arg

struct cum_arg { int nbytes; int anonymous_args; };

/* Define where to put the arguments to a function.

   Value is zero to push the argument on the stack,

   or a hard register in which to store the argument.

   MODE is the argument's machine mode.

   TYPE is the data type of the argument (as a tree).

    This is null for libcalls where that information may

    not be available.

   CUM is a variable of type CUMULATIVE_ARGS which gives info about

    the preceding args and about the function being called.

   NAMED is nonzero if this argument is a named parameter

    (otherwise it is an extra parameter matching an ellipsis).  */

#define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \

  function_arg (&CUM, MODE, TYPE, NAMED)

/* Initialize a variable CUM of type CUMULATIVE_ARGS

   for a call to a function whose data type is FNTYPE.

   For a library call, FNTYPE is 0.  */

#define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \

 ((CUM).nbytes = 0, (CUM).anonymous_args = 0)

/* Update the data in CUM to advance over an argument

   of mode MODE and data type TYPE.

   (TYPE is null for libcalls where that information may not be available.)  */

#define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED)    \

 ((CUM).nbytes += ((MODE) != BLKmode                    \

  ? (GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) & -UNITS_PER_WORD       \

  : (int_size_in_bytes (TYPE) + UNITS_PER_WORD - 1) & -UNITS_PER_WORD))

/* When a parameter is passed in a register, stack space is still

   allocated for it.  */

#define REG_PARM_STACK_SPACE(DECL) (!TARGET_GHS ? 16 : 0)

/* Define this if the above stack space is to be considered part of the

   space allocated by the caller.  */

#define OUTGOING_REG_PARM_STACK_SPACE(FNTYPE) 1

/* 1 if N is a possible register number for function argument passing.  */

#define FUNCTION_ARG_REGNO_P(N) (N >= 6 && N <= 9)

/* Define how to find the value returned by a library function

   assuming the value has mode MODE.  */

#define LIBCALL_VALUE(MODE) \

  gen_rtx_REG (MODE, 10)

/* 1 if N is a possible register number for a function value.  */

#define FUNCTION_VALUE_REGNO_P(N) ((N) == 10)

#define DEFAULT_PCC_STRUCT_RETURN 0

/* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,

   the stack pointer does not matter.  The value is tested only in

   functions that have frame pointers.

   No definition is equivalent to always zero.  */

#define EXIT_IGNORE_STACK 1

/* Define this macro as a C expression that is nonzero for registers

   used by the epilogue or the `return' pattern.  */

#define EPILOGUE_USES(REGNO) \

  (reload_completed && (REGNO) == LINK_POINTER_REGNUM)

/* Output assembler code to FILE to increment profiler label # LABELNO

   for profiling a function entry.  */

#define FUNCTION_PROFILER(FILE, LABELNO) ;

/* Length in units of the trampoline for entering a nested function.  */

#define TRAMPOLINE_SIZE 24

/* Addressing modes, and classification of registers for them.  */

/* 1 if X is an rtx for a constant that is a valid address.  */

/* ??? This seems too exclusive.  May get better code by accepting more

   possibilities here, in particular, should accept ZDA_NAME SYMBOL_REFs.  */

#define CONSTANT_ADDRESS_P(X)   \

  (GET_CODE (X) == CONST_INT                            \

   && CONST_OK_FOR_K (INTVAL (X)))

/* Maximum number of registers that can appear in a valid memory address.  */

#define MAX_REGS_PER_ADDRESS 1

/* The macros REG_OK_FOR..._P assume that the arg is a REG rtx

   and check its validity for a certain class.

   We have two alternate definitions for each of them.

   The usual definition accepts all pseudo regs; the other rejects

   them unless they have been allocated suitable hard regs.

   The symbol REG_OK_STRICT causes the latter definition to be used.

   Most source files want to accept pseudo regs in the hope that

   they will get allocated to the class that the insn wants them to be in.

   Source files for reload pass need to be strict.

   After reload, it makes no difference, since pseudo regs have

   been eliminated by then.  */

#ifndef REG_OK_STRICT

/* Nonzero if X is a hard reg that can be used as an index

   or if it is a pseudo reg.  */

#define REG_OK_FOR_INDEX_P(X) 0

/* Nonzero if X is a hard reg that can be used as a base reg

   or if it is a pseudo reg.  */

#define REG_OK_FOR_BASE_P(X) 1

#define REG_OK_FOR_INDEX_P_STRICT(X) 0

#define REG_OK_FOR_BASE_P_STRICT(X) REGNO_OK_FOR_BASE_P (REGNO (X))

#define STRICT 0

#else

/* Nonzero if X is a hard reg that can be used as an index.  */

#define REG_OK_FOR_INDEX_P(X) 0

/* Nonzero if X is a hard reg that can be used as a base reg.  */

#define REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X))

#define STRICT 1

#endif

/* A C expression that defines the optional machine-dependent

   constraint letters that can be used to segregate specific types of

   operands, usually memory references, for the target machine.

   Normally this macro will not be defined.  If it is required for a

   particular target machine, it should return 1 if VALUE corresponds

   to the operand type represented by the constraint letter C.  If C

   is not defined as an extra constraint, the value returned should

   be 0 regardless of VALUE.

   For example, on the ROMP, load instructions cannot have their

   output in r0 if the memory reference contains a symbolic address.

   Constraint letter `Q' is defined as representing a memory address

   that does *not* contain a symbolic address.  An alternative is

   specified with a `Q' constraint on the input and `r' on the

   output.  The next alternative specifies `m' on the input and a

   register class that does not include r0 on the output.  */

#define EXTRA_CONSTRAINT(OP, C)                                         \

 ((C) == 'Q'   ? ep_memory_operand (OP, GET_MODE (OP), FALSE)           \

  : (C) == 'R' ? special_symbolref_operand (OP, VOIDmode)               \

  : (C) == 'S' ? (GET_CODE (OP) == SYMBOL_REF                           \

                  && !SYMBOL_REF_ZDA_P (OP))                            \

  : (C) == 'T' ? ep_memory_operand (OP, GET_MODE (OP), TRUE)            \

  : (C) == 'U' ? ((GET_CODE (OP) == SYMBOL_REF                          \

                   && SYMBOL_REF_ZDA_P (OP))                            \

                  || (GET_CODE (OP) == CONST                            \

                      && GET_CODE (XEXP (OP, 0)) == PLUS         \

                      && GET_CODE (XEXP (XEXP (OP, 0), 0)) == SYMBOL_REF \

                      && SYMBOL_REF_ZDA_P (XEXP (XEXP (OP, 0), 0))))      \

  : 0)

/* GO_IF_LEGITIMATE_ADDRESS recognizes an RTL expression

   that is a valid memory address for an instruction.

   The MODE argument is the machine mode for the MEM expression

   that wants to use this address.

   The other macros defined here are used only in GO_IF_LEGITIMATE_ADDRESS,

   except for CONSTANT_ADDRESS_P which is actually

   machine-independent.  */

/* Accept either REG or SUBREG where a register is valid.  */

#define RTX_OK_FOR_BASE_P(X)                                            \

  ((REG_P (X) && REG_OK_FOR_BASE_P (X))                                 \

   || (GET_CODE (X) == SUBREG && REG_P (SUBREG_REG (X))                 \

       && REG_OK_FOR_BASE_P (SUBREG_REG (X))))

#define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR)                         \

do {                                                                    \

  if (RTX_OK_FOR_BASE_P (X))                                            \

    goto ADDR;                                                          \

  if (CONSTANT_ADDRESS_P (X)                                            \

      && (MODE == QImode || INTVAL (X) % 2 == 0)                 \

      && (GET_MODE_SIZE (MODE) <= 4 || INTVAL (X) % 4 == 0))             \

    goto ADDR;                                                          \

  if (GET_CODE (X) == LO_SUM                                            \

      && REG_P (XEXP (X, 0))                                             \

      && REG_OK_FOR_BASE_P (XEXP (X, 0))                         \

      && CONSTANT_P (XEXP (X, 1))                                       \

      && (GET_CODE (XEXP (X, 1)) != CONST_INT                           \

          || ((MODE == QImode || INTVAL (XEXP (X, 1)) % 2 == 0)          \

              && CONST_OK_FOR_K (INTVAL (XEXP (X, 1)))))                \