OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [xtensa/] [crti.asm] - Blame information for rev 282

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 282 jeremybenn
# Start .init and .fini sections.
2
# Copyright (C) 2003, 2009 Free Software Foundation, Inc.
3
#
4
# This file is free software; you can redistribute it and/or modify it
5
# under the terms of the GNU General Public License as published by
6
# the Free Software Foundation; either version 3, or (at your option)
7
# any later version.
8
#
9
# GCC is distributed in the hope that it will be useful, but WITHOUT ANY
10
# WARRANTY; without even the implied warranty of MERCHANTABILITY or
11
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
# for more details.
13
#
14
# Under Section 7 of GPL version 3, you are granted additional
15
# permissions described in the GCC Runtime Library Exception, version
16
# 3.1, as published by the Free Software Foundation.
17
#
18
# You should have received a copy of the GNU General Public License and
19
# a copy of the GCC Runtime Library Exception along with this program;
20
# see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
21
# .
22
 
23
# This file just makes a stack frame for the contents of the .fini and
24
# .init sections.  Users may put any desired instructions in those
25
# sections.
26
 
27
#include "xtensa-config.h"
28
 
29
        .section .init
30
        .globl _init
31
        .type _init,@function
32
        .align  4
33
_init:
34
#if XCHAL_HAVE_WINDOWED && !__XTENSA_CALL0_ABI__
35
        entry   sp, 64
36
#else
37
        addi    sp, sp, -32
38
        s32i    a0, sp, 0
39
#endif
40
 
41
        .section .fini
42
        .globl _fini
43
        .type _fini,@function
44
        .align  4
45
_fini:
46
#if XCHAL_HAVE_WINDOWED && !__XTENSA_CALL0_ABI__
47
        entry   sp, 64
48
#else
49
        addi    sp, sp, -32
50
        s32i    a0, sp, 0
51
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.