OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [rtlhooks-def.h] - Blame information for rev 328

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 280 jeremybenn
/* Default macros to initialize an rtl_hooks data structure.
2
   Copyright 2004, 2005, 2007, 2008 Free Software Foundation, Inc.
3
 
4
This file is part of GCC.
5
 
6
GCC is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 3, or (at your option)
9
any later version.
10
 
11
GCC is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with GCC; see the file COPYING3.  If not see
18
<http://www.gnu.org/licenses/>.  */
19
 
20
#ifndef GCC_RTL_HOOKS_DEF_H
21
#define GCC_RTL_HOOKS_DEF_H
22
 
23
#include "rtl.h"
24
 
25
#define RTL_HOOKS_GEN_LOWPART gen_lowpart_general
26
#define RTL_HOOKS_GEN_LOWPART_NO_EMIT gen_lowpart_no_emit_general
27
#define RTL_HOOKS_REG_NONZERO_REG_BITS reg_nonzero_bits_general
28
#define RTL_HOOKS_REG_NUM_SIGN_BIT_COPIES reg_num_sign_bit_copies_general
29
#define RTL_HOOKS_REG_TRUNCATED_TO_MODE reg_truncated_to_mode_general
30
 
31
/* The structure is defined in rtl.h.  */
32
#define RTL_HOOKS_INITIALIZER {                 \
33
  RTL_HOOKS_GEN_LOWPART,                        \
34
  RTL_HOOKS_GEN_LOWPART_NO_EMIT,                \
35
  RTL_HOOKS_REG_NONZERO_REG_BITS,               \
36
  RTL_HOOKS_REG_NUM_SIGN_BIT_COPIES,            \
37
  RTL_HOOKS_REG_TRUNCATED_TO_MODE               \
38
}
39
 
40
extern rtx gen_lowpart_general (enum machine_mode, rtx);
41
extern rtx gen_lowpart_no_emit_general (enum machine_mode, rtx);
42
extern rtx reg_nonzero_bits_general (const_rtx, enum machine_mode, const_rtx,
43
                                     enum machine_mode,
44
                                     unsigned HOST_WIDE_INT,
45
                                     unsigned HOST_WIDE_INT *);
46
extern rtx reg_num_sign_bit_copies_general (const_rtx, enum machine_mode, const_rtx,
47
                                            enum machine_mode,
48
                                            unsigned int, unsigned int *);
49
extern bool reg_truncated_to_mode_general (enum machine_mode, const_rtx);
50
 
51
#endif /* GCC_RTL_HOOKS_DEF_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.