URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [g++.dg/] [other/] [spu2vmx-1.C] - Blame information for rev 316

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target powerpc*-*-* } } */
/* { dg-require-effective-target powerpc_spu } */
/* { dg-options "-maltivec" } */
 
#include 
#include 
 
vec_uint4 f(vec_uint4 a, vec_uint4 b)
{
  return spu_add(a, b);
}
vec_float4 f(vec_float4 a, vec_float4 b)
{
  return spu_add(a, b);
}

Line No.	Rev	Author	Line
1	301	jeremybenn	`/* { dg-do compile { target powerpc--* } } */`
2			`/* { dg-require-effective-target powerpc_spu } */`
3			`/* { dg-options "-maltivec" } */`
4
5			`#include`
6			`#include`
7
8			`vec_uint4 f(vec_uint4 a, vec_uint4 b)`
9			`{`
10			`return spu_add(a, b);`
11			`}`
12			`vec_float4 f(vec_float4 a, vec_float4 b)`
13			`{`
14			`return spu_add(a, b);`
15			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [g++.dg/] [other/] [spu2vmx-1.C] - Blame information for rev 316