OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [g++.dg/] [warn/] [register-var-1.C] - Blame information for rev 328

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 301 jeremybenn
/* PR/18160 */
2
 
3
/* { dg-do compile { target i?86-*-* x86_64-*-* } } */
4
 
5
/* This should yield an error even without -pedantic.  */
6
/* { dg-options "-ansi" } */
7
 
8
void g(int *);
9
 
10
void f(void)
11
{
12
  register int x __asm ("eax");
13
  g(&x);   /* { dg-error "address of explicit register variable" } */
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.