OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [20030811-1.c] - Blame information for rev 297

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 297 jeremybenn
/* Origin: PR target/11535 from H. J. Lu <hjl@lucon.org> */
2
 
3
void vararg (int i, ...)
4
{
5
  (void) i;
6
}
7
 
8
int i0[0], i1;
9
 
10
void test1 (void)
11
{
12
  int a = (int) (long long) __builtin_return_address (0);
13
  vararg (0, a);
14
}
15
 
16
void test2 (void)
17
{
18
  i0[0] = (int) (long long) __builtin_return_address (0);
19
}
20
 
21
void test3 (void)
22
{
23
  i1 = (int) (long long) __builtin_return_address (0);
24
}
25
 
26
void test4 (void)
27
{
28
  volatile long long a = (long long) __builtin_return_address (0);
29
  i0[0] = (int) a;
30
}
31
 
32
int main (void)
33
{
34
  return 0;
35
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.