URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [20050316-2.x] - Blame information for rev 297

Details | Compare with Previous | View Log


# This testcase generates MMX instructions together with x87 instructions.
# Currently, there is no "emms" generated to switch between register sets,
# so the testcase fails for targets where MMX insns are enabled.
 
if { [istarget "i?86-*-*"] || [istarget "x86_64-*-*"] } {
        set additional_flags "-mno-mmx"
}
 
return 0

Line No.	Rev	Author	Line
1	297	jeremybenn	`# This testcase generates MMX instructions together with x87 instructions.`
2			`# Currently, there is no "emms" generated to switch between register sets,`
3			`# so the testcase fails for targets where MMX insns are enabled.`
4
5			`if { [istarget "i?86--"] \|\| [istarget "x86_64--"] } {`
6			`set additional_flags "-mno-mmx"`
7			`}`
8
9			`return 0`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [execute/] [20050316-2.x] - Blame information for rev 297