OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [attr-isr.c] - Blame information for rev 404

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* { dg-do compile { target { { sh-*-* sh[1234ble]*-*-* } && nonpic } } } */
2
/* { dg-options "-O" } */
3
extern void foo ();
4
 
5
void
6
(__attribute ((interrupt_handler)) isr)()
7
{
8
  foo ();
9
}
10
 
11
/* { dg-final { scan-assembler-times "rte" 1} } */
12
/* The call will clobber r0..r7, which will need not be saved/restored.
13
   One of these registers will do fine to hold the function address,
14
   hence the all-saved registers r8..r13 don't need to be restored.  */
15
/* { dg-final { scan-assembler-times "r15\[+\],\[ \t\]*r\[0-9\]\[ \t\]*\n" 8 } } */
16
/* { dg-final { scan-assembler-times "\[^f\]r\[0-9\]\[ \t\]*," 8 } } */
17
/* { dg-final { scan-assembler-not "\[^f\]r1\[0-3\]" } } */
18
/* { dg-final { scan-assembler-times "macl" 2} } */
19
/* { dg-final { scan-assembler-not "rte.*\n.*r15\[+\],r\[0-7\]\n" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.