OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pr32370.c] - Blame information for rev 298

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* PR middle-end/32370 */
2
/* { dg-do compile { target i?86-*-* x86_64-*-* ia64-*-* } } */
3
/* { dg-options "" { target ia64-*-* } } */
4
/* { dg-options "-ffixed-esi" { target i?86-*-* x86_64-*-* } } */
5
/* { dg-options "-mabi=sysv -ffixed-esi" { target x86_64-*-mingw* } } */
6
 
7
#if (defined __i386__ || defined __x86_64__) && ! defined _WIN64
8
# define C "=S"
9
# define TYPE unsigned long
10
#elif defined __ia64__ || defined _WIN64
11
# define C "=a"
12
# define TYPE unsigned long long
13
#endif
14
 
15
#ifdef _WIN64
16
__extension__
17
#endif
18
unsigned int
19
foo (TYPE port)
20
{
21
  unsigned int v;
22
  __asm__ __volatile__ ("" : C (v) : "Nd" (port));      /* { dg-error "while reloading\|has impossible" } */
23
  return v;
24
}
25
 
26
void
27
bar (void)
28
{
29
  foo (0);
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.