OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pragma-isr.c] - Blame information for rev 298

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* { dg-do compile { target h8300-*-* sh-*-* sh[1234ble]*-*-* } } */
2
/* { dg-options "-O3" } */
3
/* Test case will check whether rte is generated for two ISRs*/
4
extern void foo();
5
#pragma interrupt
6
void  isr1(void)
7
{
8
                foo();
9
}
10
 
11
#pragma interrupt
12
void  isr2(void)
13
{
14
                foo();
15
}
16
 
17
/* { dg-final { scan-assembler-times "rte" 2} } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.