URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pragma-isr2.c] - Blame information for rev 301

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile { target h8300-*-* sh-*-* sh[1234ble]*-*-* } } */
/* { dg-options "-O" } */
/* This test case will check whether rte is generated only for isr.  */
#pragma interrupt
void isr()
{
}
void delay(int a)
{
}
int main()
{
  return 0;
}
 
/* { dg-final { scan-assembler-times "rte" 1} } */

Line No.	Rev	Author	Line
1	298	jeremybenn	`/* { dg-do compile { target h8300-- sh-- sh[1234ble]--* } } */`
2			`/* { dg-options "-O" } */`
3			`/* This test case will check whether rte is generated only for isr. */`
4			`#pragma interrupt`
5			`void isr()`
6			`{`
7			`}`
8			`void delay(int a)`
9			`{`
10			`}`
11			`int main()`
12			`{`
13			`return 0;`
14			`}`
15
16			`/* { dg-final { scan-assembler-times "rte" 1} } */`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [pragma-isr2.c] - Blame information for rev 301