OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [tree-ssa/] [loop-28.c] - Blame information for rev 298

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* { dg-do compile { target i?86-*-* x86_64-*-* } } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-options "-O2 -fprefetch-loop-arrays -march=athlon -fdump-tree-optimized -fdump-tree-aprefetch --param max-unrolled-insns=1000" } */
4
 
5
char x[100000];
6
 
7
void foo(int n)
8
{
9
  int i;
10
 
11
  for (i = 0; i < n; i++)
12
    x[i] = (char) i;
13
}
14
 
15
/* There should be 64 MEMs in the unrolled loop and one more in the copy of the loop
16
   for the rest of the iterations.  */
17
 
18
/* { dg-final { scan-tree-dump-times "MEM" 65 "optimized" } } */
19
 
20
/* There should be no i_a = i_b assignments.  */
21
/* { dg-final { scan-tree-dump-times "i_.*= i_\[0-9\]*;" 0 "aprefetch" } } */
22
 
23
/* { dg-final { cleanup-tree-dump "optimized" } } */
24
/* { dg-final { cleanup-tree-dump "aprefetch" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.