OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [vect-82_64.c] - Blame information for rev 298

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 298 jeremybenn
/* { dg-do run { target { { powerpc*-*-* && lp64 } && powerpc_altivec_ok } } } */
2
/* { dg-do compile { target { { powerpc*-*-* && ilp32 } && powerpc_altivec_ok } } } */
3
/* { dg-options "-O2 -ftree-vectorize -mpowerpc64 -fdump-tree-vect-stats -maltivec" } */
4
 
5
#include <stdarg.h>
6
#include "tree-vect.h"
7
 
8
#define N 16
9
 
10
__attribute__ ((noinline))
11
int main1 ()
12
{
13
  long long unsigned int ca[N];
14
  int i;
15
 
16
  for (i = 0; i < N; i++)
17
    {
18
      ca[i] = 0;
19
    }
20
 
21
  /* check results:  */
22
  for (i = 0; i < N; i++)
23
    {
24
      if (ca[i] != 0)
25
        abort ();
26
    }
27
 
28
  return 0;
29
}
30
 
31
int main (void)
32
{
33
  check_vect ();
34
 
35
  return main1 ();
36
}
37
 
38
/* { dg-final { scan-tree-dump-times "vectorized 1 loops" 1 "vect" } } */
39
/* { dg-final { cleanup-tree-dump "vect" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.