OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [alpha/] [pr42269-1.c] - Blame information for rev 312

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 312 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2" } */
3
/* { dg-final { scan-assembler-not "addl" } } */
4
 
5
unsigned
6
parity (unsigned x)
7
{
8
  x ^= x >> 16;
9
  x ^= x >> 8;
10
  x ^= x >> 4;
11
  x &= 0xf;
12
  return (0x6996 >> x) & 1;
13
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.