OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [fp16-compile-vcvt.c] - Blame information for rev 318

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target arm_neon_ok } */
3
/* { dg-options "-mfp16-format=ieee -mfpu=neon-fp16 -mfloat-abi=softfp" } */
4
 
5
/* Test generation of VFP __fp16 instructions.  */
6
 
7
__fp16 h1 = 0.0;
8
__fp16 h2 = 1234.0;
9
float f1 = 2.0;
10
float f2 = -999.9;
11
 
12
void f (void)
13
{
14
  h1 = f1;
15
  f2 = h2;
16
}
17
 
18
/* { dg-final { scan-assembler "\tvcvtb.f32.f16" } } */
19
/* { dg-final { scan-assembler "\tvcvtb.f16.f32" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.