URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vst1u32.c] - Blame information for rev 378

Go to most recent revision | Details | Compare with Previous | View Log


/* Test the `vst1u32' ARM Neon intrinsic.  */
/* This file was autogenerated by neon-testgen.  */
 
/* { dg-do assemble } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */
 
#include "arm_neon.h"
 
void test_vst1u32 (void)
{
  uint32_t *arg0_uint32_t;
  uint32x2_t arg1_uint32x2_t;
 
  vst1_u32 (arg0_uint32_t, arg1_uint32x2_t);
}
 
/* { dg-final { scan-assembler "vst1\.32\[      \]+((\\\{\[dD\]\[0-9\]+\\\})|(\[dD\]\[0-9\]+)), \\\[\[rR\]\[0-9\]+\\\]!?\(\[    \]+@\[a-zA-Z0-9 \]+\)?\n" } } */
/* { dg-final { cleanup-saved-temps } } */

Line No.	Rev	Author	Line
1	313	jeremybenn	/* Test the `vst1u32' ARM Neon intrinsic. */
2			`/* This file was autogenerated by neon-testgen. */`
3
4			`/* { dg-do assemble } */`
5			`/* { dg-require-effective-target arm_neon_ok } */`
6			`/* { dg-options "-save-temps -O0 -mfpu=neon -mfloat-abi=softfp" } */`
7
8			`#include "arm_neon.h"`
9
10			`void test_vst1u32 (void)`
11			`{`
12			`uint32_t *arg0_uint32_t;`
13			`uint32x2_t arg1_uint32x2_t;`
14
15			`vst1_u32 (arg0_uint32_t, arg1_uint32x2_t);`
16			`}`
17
18			`/* { dg-final { scan-assembler "vst1\.32\[ \]+((\\\{\[dD\]\[0-9\]+\\\})\|(\[dD\]\[0-9\]+)), \\\[\[rR\]\[0-9\]+\\\]!?\(\[ \]+@\[a-zA-Z0-9 \]+\)?\n" } } */`
19			`/* { dg-final { cleanup-saved-temps } } */`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [neon/] [vst1u32.c] - Blame information for rev 378