OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr40835.c] - Blame information for rev 326

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 313 jeremybenn
/* { dg-options "-mthumb -Os" }  */
2
/* { dg-require-effective-target arm_thumb1_ok } */
3
/* { dg-final { scan-assembler-not "cmp" } } */
4
 
5
int bar();
6
void goo(int, int);
7
 
8
void eq()
9
{
10
  int v = bar();
11
  if (v == 0)
12
    return;
13
  goo(1, v);
14
}
15
 
16
void ge()
17
{
18
  int v = bar();
19
  if (v >= 0)
20
    return;
21
  goo(1, v);
22
}
23
 
24
void gt()
25
{
26
  int v = bar();
27
  if (v > 0)
28
    return;
29
  goo(1, v);
30
}
31
 
32
void lt()
33
{
34
  int v = bar();
35
  if (v < 0)
36
    return;
37
  goo(1, v);
38
}
39
 
40
void le()
41
{
42
  int v = bar();
43
  if (v <= 0)
44
    return;
45
  goo(1, v);
46
}
47
 
48
unsigned int foo();
49
 
50
void leu()
51
{
52
  unsigned int v = foo();
53
  if (v <= 0)
54
    return;
55
  goo(1, v);
56
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.