URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [scd42-3.c] - Blame information for rev 315

Go to most recent revision | Details | Compare with Previous | View Log


/* Verify that ldr is preferred on XScale for loading a 3 or 4 byte constant. */
/* { dg-do compile } */
/* { dg-options "-mcpu=xscale -O" } */
 
unsigned load4(void) __attribute__ ((naked));
unsigned load4(void)
{
    /* Best code would be:
       ldr r0, =65809
       mov pc, lr */
 
    return 65809;
}
 
/* { dg-final { scan-assembler "ldr\[   ].*" } } */

Line No.	Rev	Author	Line
1	313	jeremybenn	`/* Verify that ldr is preferred on XScale for loading a 3 or 4 byte constant. */`
2			`/* { dg-do compile } */`
3			`/* { dg-options "-mcpu=xscale -O" } */`
4
5			`unsigned load4(void) __attribute__ ((naked));`
6			`unsigned load4(void)`
7			`{`
8			`/* Best code would be:`
9			`ldr r0, =65809`
10			`mov pc, lr */`
11
12			`return 65809;`
13			`}`
14
15			`/* { dg-final { scan-assembler "ldr\[ ]." } } /`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [scd42-3.c] - Blame information for rev 315