URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
316 |
jeremybenn |
/* Copyright (C) 2001, 2007 Free Software Foundation.
|
2 |
|
|
by Hans-Peter Nilsson <hp@axis.com>
|
3 |
|
|
|
4 |
|
|
Making sure that invalid asm operand modifiers don't cause an ICE. */
|
5 |
|
|
|
6 |
|
|
/* { dg-do compile } */
|
7 |
|
|
/* { dg-options "-O2" } */
|
8 |
|
|
/* { dg-message "reg:SI|const_double:DF" "prune debug_rtx output" { target *-*-* } 0 } */
|
9 |
|
|
|
10 |
|
|
void
|
11 |
|
|
foo (void)
|
12 |
|
|
{
|
13 |
|
|
/* The first case symbolizes the default case for CRIS. */
|
14 |
|
|
asm ("\n;# %w0" : : "r" (0)); /* { dg-error "modifier" } */
|
15 |
|
|
|
16 |
|
|
/* These are explicit cases. Luckily, a register is invalid in most of
|
17 |
|
|
them. */
|
18 |
|
|
asm ("\n;# %b0" : : "r" (0)); /* { dg-error "modifier" } */
|
19 |
|
|
asm ("\n;# %v0" : : "r" (0)); /* { dg-error "modifier" } */
|
20 |
|
|
asm ("\n;# %P0" : : "r" (0)); /* { dg-error "modifier" } */
|
21 |
|
|
asm ("\n;# %p0" : : "r" (0)); /* { dg-error "modifier" } */
|
22 |
|
|
asm ("\n;# %z0" : : "r" (0)); /* { dg-error "modifier" } */
|
23 |
|
|
asm ("\n;# %H0" : : "F" (0.5)); /* { dg-error "modifier" } */
|
24 |
|
|
asm ("\n;# %e0" : : "r" (0)); /* { dg-error "modifier" } */
|
25 |
|
|
asm ("\n;# %m0" : : "r" (0)); /* { dg-error "modifier" } */
|
26 |
|
|
asm ("\n;# %A0" : : "r" (0)); /* { dg-error "modifier" } */
|
27 |
|
|
asm ("\n;# %D0" : : "r" (0)); /* { dg-error "modifier" } */
|
28 |
|
|
asm ("\n;# %T0" : : "r" (0)); /* { dg-error "modifier" } */
|
29 |
|
|
/* Add more must-not-ICE asm errors here as we find them ICEing. */
|
30 |
|
|
}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.