URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [cris/] [peep2-xsrand.c] - Blame information for rev 316

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-final { scan-assembler "and.w " } } */
/* { dg-final { scan-assembler "and.b " } } */
/* { dg-final { scan-assembler-not "and.d" } } */
/* { dg-options "-O2" } */
 
/* Test the "asrandb", "asrandw", "lsrandb" and "lsrandw" peephole2:s
   trivially.  */
 
unsigned int
andwlsr (unsigned int x)
{
  return (x >> 17) & 0x7ff;
}
 
unsigned int
andblsr (unsigned int x)
{
  return (x >> 25) & 0x5f;
}
 
int
andwasr (int x)
{
  return (x >> 17) & 0x7ff;
}
 
int
andbasr (int x)
{
  return (x >> 25) & 0x5f;
}

Line No.	Rev	Author	Line
1	316	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-final { scan-assembler "and.w " } } */`
3			`/* { dg-final { scan-assembler "and.b " } } */`
4			`/* { dg-final { scan-assembler-not "and.d" } } */`
5			`/* { dg-options "-O2" } */`
6
7			`/* Test the "asrandb", "asrandw", "lsrandb" and "lsrandw" peephole2:s`
8			`trivially. */`
9
10			`unsigned int`
11			`andwlsr (unsigned int x)`
12			`{`
13			`return (x >> 17) & 0x7ff;`
14			`}`
15
16			`unsigned int`
17			`andblsr (unsigned int x)`
18			`{`
19			`return (x >> 25) & 0x5f;`
20			`}`
21
22			`int`
23			`andwasr (int x)`
24			`{`
25			`return (x >> 17) & 0x7ff;`
26			`}`
27
28			`int`
29			`andbasr (int x)`
30			`{`
31			`return (x >> 25) & 0x5f;`
32			`}`

Browse

Tools

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [cris/] [peep2-xsrand.c] - Blame information for rev 316