OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20020218-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* Verify that X86-64 only SSE registers aren't restored on IA-32.  */
2
/* { dg-do compile } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-require-effective-target sse } */
5
/* { dg-options "-O2 -msse" } */
6
/* { dg-final { scan-assembler-not "xmm8" } } */
7
 
8
extern void abort (void);
9
extern void exit (int);
10
 
11
void *bar (void *p, void *q)
12
{
13
  if (p != (void *) 26 || q != (void *) 35)
14
    abort ();
15
  return (void *) 76;
16
}
17
 
18
void *foo (void **args)
19
{
20
  void *argcookie = &args[1];
21
 
22
  __builtin_return (__builtin_apply (args[0], &argcookie,
23
                                     2 * sizeof (void *)));
24
}
25
 
26
int main (void)
27
{
28
  void *args[3];
29
 
30
  args[0] = (void *) bar;
31
  args[1] = (void *) 26;
32
  args[2] = (void *) 35;
33
  if (foo (args) != (void *) 76)
34
    abort ();
35
  exit (0);
36
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.