OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20020616-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR opt/6722 */
2
/* { dg-do run } */
3
/* { dg-options "-O2" } */
4
 
5
#if !__PIC__
6
register int k asm("%ebx");
7
#elif __amd64
8
register int k asm("%r12");
9
#else
10
register int k asm("%esi");
11
#endif
12
 
13
void __attribute__((noinline))
14
foo()
15
{
16
  k = 1;
17
}
18
 
19
void test()
20
{
21
  int i;
22
  for (i = 0; i < 10; i += k)
23
    {
24
      k = 0;
25
      foo();
26
    }
27
}
28
 
29
int main()
30
{
31
  int old = k;
32
  test();
33
  k = old;
34
  return 0;
35
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.