OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [387-12.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* PR target/26915 */
2
/* { dg-do compile } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-options "-O" } */
5
 
6
double testm0(void)
7
{
8
        return -0.0;
9
}
10
 
11
double testm1(void)
12
{
13
        return -1.0;
14
}
15
 
16
/* { dg-final { scan-assembler "fldz" } } */
17
/* { dg-final { scan-assembler "fld1" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.