OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [980313-1.c] - Blame information for rev 328

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do link } */
2
/* { dg-require-effective-target ilp32 } */
3
/* { dg-options "-O2 -march=pentiumpro" } */
4
 
5
extern __inline  double
6
__expm1 (double __x)
7
{
8
  double __temp;
9
  __temp -= 1.0;
10
  return __temp;
11
}
12
extern __inline  double
13
__sgn1 (double __x)
14
{
15
  return __x >= 0.0 ? 1.0 : -1.0;
16
}
17
double
18
tanh (double __x)
19
{
20
  register double __exm1 = __expm1 (__x);
21
  return __exm1 / (__exm1 + 2.0) * __sgn1 (-__x);
22
}
23
main ()
24
{
25
  return tanh (3.45) != 0;
26
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.