URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [990214-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-require-effective-target fpic } */
/* { dg-options "-fPIC" } */
 
typedef int int64_t __attribute__ ((__mode__ (  __DI__ ))) ;
unsigned *
bar (int64_t which)
{
        switch (which & 15 ) {
        case 0 :
                break;
        case 1 :
        case 5 :
        case 2 : ;
        }
 
        return 0;
}

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-require-effective-target fpic } */`
3			`/* { dg-options "-fPIC" } */`
4
5			`typedef int int64_t __attribute__ ((__mode__ ( __DI__ ))) ;`
6			`unsigned *`
7			`bar (int64_t which)`
8			`{`
9			`switch (which & 15 ) {`
10			`case 0 :`
11			`break;`
12			`case 1 :`
13			`case 5 :`
14			`case 2 : ;`
15			`}`
16
17			`return 0;`
18			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [990214-1.c] - Blame information for rev 318