URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [addr-sel-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log


/* PR rtl-optimization/28940 */
/* Origin: Lev Makhlis <lmakhlis@bmc.com> */
 
/* { dg-do compile } */
/* { dg-require-effective-target ilp32 } */
/* { dg-require-effective-target nonpic } */
/* { dg-options "-O2 -mtune=i686" } */
 
char a[10], b[10];
 
int f(int i)
{
  return a[i+1] + b[i+1];
}
 
/* { dg-final { scan-assembler "a\\+1" } } */
/* { dg-final { scan-assembler "b\\+1" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* PR rtl-optimization/28940 */`
2			`/* Origin: Lev Makhlis <lmakhlis@bmc.com> */`
3
4			`/* { dg-do compile } */`
5			`/* { dg-require-effective-target ilp32 } */`
6			`/* { dg-require-effective-target nonpic } */`
7			`/* { dg-options "-O2 -mtune=i686" } */`
8
9			`char a[10], b[10];`
10
11			`int f(int i)`
12			`{`
13			`return a[i+1] + b[i+1];`
14			`}`
15
16			`/* { dg-final { scan-assembler "a\\+1" } } */`
17			`/* { dg-final { scan-assembler "b\\+1" } } */`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [addr-sel-1.c] - Blame information for rev 318