OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [aesimc.c] - Blame information for rev 329

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target aes } */
3
/* { dg-options "-O2 -maes" } */
4
 
5
#ifndef CHECK_H
6
#define CHECK_H "aes-check.h"
7
#endif
8
 
9
#ifndef TEST
10
#define TEST aes_test
11
#endif
12
 
13
#include CHECK_H
14
 
15
#include <wmmintrin.h>
16
#include <string.h>
17
 
18
extern void abort (void);
19
 
20
#define NUM 1024
21
 
22
static __m128i src1[NUM];
23
static __m128i edst[NUM];
24
 
25
static __m128i resdst[NUM];
26
 
27
/* Initialize input/output vectors.  (Currently, there is only one set
28
   of input/output vectors).   */
29
 
30
static void
31
init_data (__m128i *s1, __m128i *d)
32
{
33
  int i;
34
 
35
  for (i = 0; i < NUM; i++)
36
    {
37
      s1[i] = _mm_setr_epi32 (0x5d53475d, 0x63746f72,
38
                              0x73745665, 0x7b5b5465);
39
      d[i] = _mm_setr_epi32 (0x81c3b3e5, 0x2b18330a,
40
                             0x44b109c8, 0x627a6f66);
41
    }
42
}
43
 
44
static void
45
TEST (void)
46
{
47
  int i;
48
 
49
  init_data (src1, edst);
50
 
51
  for (i = 0; i < NUM; i += 16)
52
    {
53
      resdst[i] = _mm_aesimc_si128 (src1[i]);
54
      resdst[i + 1] = _mm_aesimc_si128 (src1[i + 1]);
55
      resdst[i + 2] = _mm_aesimc_si128 (src1[i + 2]);
56
      resdst[i + 3] = _mm_aesimc_si128 (src1[i + 3]);
57
      resdst[i + 4] = _mm_aesimc_si128 (src1[i + 4]);
58
      resdst[i + 5] = _mm_aesimc_si128 (src1[i + 5]);
59
      resdst[i + 6] = _mm_aesimc_si128 (src1[i + 6]);
60
      resdst[i + 7] = _mm_aesimc_si128 (src1[i + 7]);
61
      resdst[i + 8] = _mm_aesimc_si128 (src1[i + 8]);
62
      resdst[i + 9] = _mm_aesimc_si128 (src1[i + 9]);
63
      resdst[i + 10] = _mm_aesimc_si128 (src1[i + 10]);
64
      resdst[i + 11] = _mm_aesimc_si128 (src1[i + 11]);
65
      resdst[i + 12] = _mm_aesimc_si128 (src1[i + 12]);
66
      resdst[i + 13] = _mm_aesimc_si128 (src1[i + 13]);
67
      resdst[i + 14] = _mm_aesimc_si128 (src1[i + 14]);
68
      resdst[i + 15] = _mm_aesimc_si128 (src1[i + 15]);
69
    }
70
 
71
  for (i = 0; i < NUM; i++)
72
    if (memcmp(edst + i, resdst + i, sizeof (__m128i)))
73
      abort ();
74
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.