URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [all_one_m128i.c] - Blame information for rev 327

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
/* { dg-require-effective-target sse2 } */
 
typedef long long __m128i __attribute__ ((__vector_size__ (16)));
typedef int __v4si __attribute__ ((__vector_size__ (16)));
 
__m128i foo ()
{
  __m128i minus_1 = (__m128i) (__v4si) { -1, -1, -1, -1 };
 
  return minus_1;
}
 
/* { dg-final { scan-assembler "pcmpeqd" } } */

Line No.	Rev	Author	Line
1	318	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -msse2" } */`
3			`/* { dg-require-effective-target sse2 } */`
4
5			`typedef long long __m128i __attribute__ ((__vector_size__ (16)));`
6			`typedef int __v4si __attribute__ ((__vector_size__ (16)));`
7
8			`__m128i foo ()`
9			`{`
10			`__m128i minus_1 = (__m128i) (__v4si) { -1, -1, -1, -1 };`
11
12			`return minus_1;`
13			`}`
14
15			`/* { dg-final { scan-assembler "pcmpeqd" } } */`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [all_one_m128i.c] - Blame information for rev 327