OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [amd64-abi-3.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target lp64 } */
3
/* { dg-options "-O2 -fomit-frame-pointer -mno-sse -mtune=k8" } */
4
/* { dg-final { scan-assembler "subq\[\\t \]*\\\$88,\[\\t \]*%rsp" } } */
5
/* { dg-final { scan-assembler-not "subq\[\\t \]*\\\$216,\[\\t \]*%rsp" } } */
6
 
7
#include <stdarg.h>
8
 
9
void foo (va_list va_arglist);
10
 
11
void
12
test (int a1, ...)
13
{
14
  va_list va_arglist;
15
  va_start (va_arglist, a1);
16
  foo (va_arglist);
17
  va_end (va_arglist);
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.