OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-set-v8si-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
static __m256i
8
__attribute__((noinline))
9
foo (int *v)
10
{
11
  return _mm256_set_epi32 (v[7], v[6], v[5], v[4],
12
                           v[3], v[2], v[1], v[0]);
13
}
14
 
15
static void
16
avx_test (void)
17
{
18
  int v[8]
19
    = { 19832468, 6576856, 8723467, 234566,
20
        786784, 645245, 948773, 1234 };
21
  union256i_d u;
22
 
23
  u.x = foo (v);
24
  if (check_union256i_d (u, v))
25
    abort ();
26
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.