OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vblendvps-256-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
#ifndef MASK
8
#define MASK 214
9
#endif
10
 
11
#define mask_v(pos) (((MASK >> (pos)) & 1U) << 31)
12
 
13
void static
14
avx_test (void)
15
{
16
  int i;
17
  union256 u, mask, s1, s2;
18
  int m[8]={mask_v(0), mask_v(1), mask_v(2), mask_v(3),
19
            mask_v(4), mask_v(5), mask_v(6), mask_v(7)};
20
  float e [8];
21
 
22
  s1.x = _mm256_set_ps (34545, 95567, 23443, 5675, 2323, 67, 2345, 45667);
23
  s2.x = _mm256_set_ps (674, 57897, 93459, 45624, 54674, 1237, 67436, 79608);
24
  mask.x = _mm256_loadu_ps ((float *)m);
25
 
26
  u.x = _mm256_blendv_ps (s1.x, s2.x, mask.x);
27
 
28
  for (i = 0; i < 8; i++)
29
    e[i] = (m[i] & (1ULL << 31)) ? s2.a[i] : s1.a[i];
30
 
31
  if (check_union256 (u, e))
32
    abort ();
33
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.