OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [i386/] [avx-vmovntdq-256-1.c] - Blame information for rev 318

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 318 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target avx } */
3
/* { dg-options "-O2 -mavx" } */
4
 
5
#include "avx-check.h"
6
 
7
static void
8
__attribute__((noinline))
9
test (__m256i *p, __m256i s)
10
{
11
  return _mm256_stream_si256 (p, s);
12
}
13
 
14
static void
15
avx_test (void)
16
{
17
  union256i_d u;
18
  int e[8] __attribute__ ((aligned(32))) = {1,1,1,1,1,1,1,1};
19
 
20
  u.x = _mm256_set_epi32 (2434, 6845, 3789, 4683,
21
                          4623, 2236, 8295, 1084);
22
 
23
  test ((__m256i *)e, u.x);
24
 
25
  if (check_union256i_d (u, e))
26
    abort ();
27
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.